{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:40:22Z","timestamp":1742596822434,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540573142"},{"type":"electronic","value":"9783540480556"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1007\/3-540-57314-3_2","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T12:46:17Z","timestamp":1330260377000},"page":"14-25","source":"Crossref","is-referenced-by-count":0,"title":["Refined local instruction scheduling considering pipeline interlocks"],"prefix":"10.1007","author":[{"given":"J\u00f6rg","family":"Schepers","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,29]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Abraham, S; Padmanabhan, K.; Instruction Reorganization for a Variable-Length Pipelined Microprocessor, IEEE Intl. Conf. on Comp. Design, 1988, pp. 96\u2013101","DOI":"10.1109\/ICCD.1988.25667"},{"key":"2_CR2","unstructured":"Aho, A.V.; Sethi, R.; Ullmann, J.D. Compilers: Principles, Techniques, Tools; Addison Wesley, 1988"},{"issue":"No.11","key":"2_CR3","doi-asserted-by":"crossref","first-page":"981","DOI":"10.1109\/TC.1985.1676531","volume":"34","author":"S. Arya","year":"1985","unstructured":"Arya S.; An Optimal Instruction-Scheduling Model for a Class of Vector Processors; IEEE Trans. on Comp., Vol. 34, No. 11, 1985, pp. 981\u2013995","journal-title":"IEEE Trans. on Comp."},{"key":"2_CR4","unstructured":"Bernstein, D.; An Improved Approximation Algorithm for Scheduling Pipelined Machines; Proc. of the Intern. Conf. on Parallel Processors; St. Charles, Aug. 1988"},{"issue":"No.1","key":"2_CR5","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1145\/59287.59291","volume":"11","author":"D. Bernstein","year":"1989","unstructured":"Bernstein, D.; Gertner, I.; Scheduling Expressions on a Pipelined Processor with a Maximal Delay of One Cycle; ACM Trans. on Prog. Lan. and Sys.; Vol 11, No. 1, 1989, pp. 57\u201366","journal-title":"ACM Trans. on Prog. Lan. and Sys."},{"key":"2_CR6","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1016\/0196-6774(89)90027-8","volume":"10","author":"D. Bernstein","year":"1989","unstructured":"Bernstein, D.; Rodeh, M.; Gertner, I.; Approximation Algorithms for Scheduling Arithmetic Expressions on Pipelined Machines; Journal of Algorithms, Vol. 10, 1989, pp. 120\u2013139","journal-title":"Journal of Algorithms"},{"issue":"No.9","key":"2_CR7","doi-asserted-by":"crossref","first-page":"1308","DOI":"10.1109\/12.29469","volume":"38","author":"D. Bernstein","year":"1989","unstructured":"Bernstein, D.; Rodeh, M.; Gertner, I.; On the Complexity of Scheduling Problems for Parallel\/Pipelined Machines; IEEE Trans. on Comp., Vol. 38, No. 9, 1989, pp. 1308\u20131313","journal-title":"IEEE Trans. on Comp."},{"key":"2_CR8","unstructured":"B\u00f6ckle, G., Trosch, S.; A Simulator for VLIW Architectures; Technische Universit\u00e4t M\u00fcnchen, TUM-I9031, SFB-Bericht 342\/16\/90 A, 1990"},{"key":"2_CR9","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1007\/BF00288685","volume":"1","author":"E. G. Coffman Jr.","year":"1972","unstructured":"Coffman, E.G. Jr.; Graham, R.L.; Optimal Scheduling for Two-Processor Systems; Acta Informatica 1, 1972, pp. 200\u2013213","journal-title":"Acta Informatica"},{"issue":"No.7","key":"2_CR10","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1145\/13310.13334","volume":"21","author":"J. W. Davidson","year":"1986","unstructured":"Davidson, J.W. A Retargetable Instruction Reorganizer SIGPLAN Notices, Vol. 21, No.7, 1986, pp. 234\u2013241","journal-title":"SIGPLAN Notices"},{"key":"2_CR11","unstructured":"Digital Equipment Corporation; ALPHA Product Information; 1992"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Fisher, J.A.; Trace Scheduling: A Technique for Global Microcode Compaction; IEEE Trans. on Comp., July 1981, pp. 478\u2013490","DOI":"10.1109\/TC.1981.1675827"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Gibbons, P.B.; Muchnick, S.S.; Efficient Instruction Scheduling for a Pipelined Architecture; Proc. SIGPLAN 86, SIGPLAN Notices, Vol. 21, No. 7, pp. 11\u201316","DOI":"10.1145\/12276.13312"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Goodman, J.R.; Hsu, W.C.; Code Scheduling and Register Allocation in Large Basic Blocks; Proc. of the IEEE-ACM Supercomp. Conf., Orlando 1988, pp. 442\u2013452","DOI":"10.1145\/55364.55407"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Hennessy, J.L; Gross, T.; Postpass Code Optimization of Pipeline Constraints; ACM Trans. on Prog. Lang. and Sys., Vol. 5, No. 3, 1983","DOI":"10.1145\/2166.357217"},{"key":"2_CR16","unstructured":"Hennessy, J.L; Patterson, D.A.; Computer Architecture A Quantitative Approach; Morgan Kaufmann Publishers, 1990"},{"key":"2_CR17","unstructured":"Hsu, W.C.; Register Allocation and Code Scheduling for Load\/Store Architectures; Univ. of Wisconsin-Madison, Tech. Report No. 722, Oct. 1987"},{"issue":"No.7","key":"2_CR18","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1145\/382076.382650","volume":"25","author":"S. M. Krishnamurthy","year":"1990","unstructured":"Krishnamurthy, S.M.; A Brief Survey of Papers on Scheduling for Pipelined Processors; SIGPLAN Notices, Vol. 25, No. 7, 1990, pp. 97\u2013106","journal-title":"SIGPLAN Notices"},{"key":"2_CR19","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1146\/annurev.cs.04.060190.001133","volume":"4","author":"M. S. Lam","year":"1990","unstructured":"Lam, M.S.; Instruction Scheduling for Superscalar Architectures; Ann. Rev. Comp. Sci., Vol. 4, 1990, pp. 173\u2013201","journal-title":"Ann. Rev. Comp. Sci."},{"key":"2_CR20","unstructured":"Meissner, M.; Effectiveness of Filling Multiple Load-Delay Slots; Usenet Discussion, comp.arch, 14.2.1992"},{"key":"2_CR21","unstructured":"MIPS R4000 Microprocessor User's Manual; MIPS Computer Systems, 1991"},{"key":"2_CR22","volume-title":"Technical Report No. TR 85-678","author":"A. Nicolau","year":"1985","unstructured":"Nicolau, A.; Percolation Scheduling: A Parallel Compilation Technique; Technical Report No. TR 85-678, Cornell University, Ithaca, N.Y., 1985"},{"issue":"No.12","key":"2_CR23","doi-asserted-by":"crossref","first-page":"1184","DOI":"10.1145\/7902.7904","volume":"29","author":"D. A. Padua","year":"1986","unstructured":"Padua, D.A.; Wolfe, M.J.; Advanced Compiler Optimizations for Supercomputers; Comm. of the ACM, Vol. 29, No. 12, 1986, pp. 1184\u20131201","journal-title":"Comm. of the ACM"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Proebsting, R.A.; Fischer, C.N.; Linear-time, Optimal Code Scheduling for Delayed-Load Architectures; ACM SIGPLAN 91, Toronto, Canada, 1991, pp. 256\u2013267","DOI":"10.1145\/113446.113467"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Shieh, J.J.; Papachristou, C.A.; On Reordering Instruction Streams for Pipelined Computers; Proc. of the MICRO-22 Conf., Dublin, 1989","DOI":"10.1145\/75362.75419"},{"key":"2_CR26","unstructured":"Tiemann, M.D.; The GNU Instruction Scheduler, CS343 course report, Stanford University, 1989"},{"issue":"No.1","key":"2_CR27","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1147\/rd.341.0085","volume":"34","author":"H. S. Warren Jr.","year":"1990","unstructured":"Warren, H.S. Jr.; Instruction Scheduling for the IBM RISC System\/6000 Processor, IBM J. RES. DEVELP Vol 34, No. 1, 1990, pp. 85\u201392","journal-title":"IBM J. RES. DEVELP"}],"container-title":["Lecture Notes in Computer Science","Parallel Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-57314-3_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:06:50Z","timestamp":1742594810000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-57314-3_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9783540573142","9783540480556"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/3-540-57314-3_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1993]]}}}