{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:05:55Z","timestamp":1725663955925},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540581840"},{"type":"electronic","value":"9783540484776"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58184-7_113","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T10:28:05Z","timestamp":1330252085000},"page":"336-350","source":"Crossref","is-referenced-by-count":0,"title":["Analytic model of a Cache Only Memory Architecture"],"prefix":"10.1007","author":[{"given":"Carlos","family":"Carreras","sequence":"first","affiliation":[]},{"given":"Carlos A.","family":"L\u00f3pez","sequence":"additional","affiliation":[]},{"given":"Manuel","family":"Hermenegildo","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"29_CR1","unstructured":"H. Burkhardt, S. Frank, B. Knobe, and J. Rothnie. Overview of the KSR1 Computer System. Technical Report KSR-TR-9202001, Kendall Square Research, 1992."},{"key":"29_CR2","unstructured":"C. Carreras. Modelo Anal\u00edtico de la M\u00e1quina de Difusi\u00f3n de Datos y Efecto de la Inclusi\u00f3n de Procesadores Multicontexto. PhD thesis, E.T.S.I.Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Madrid, Sep 1993."},{"key":"29_CR3","unstructured":"E. Hagersten, P. Anderson, A. Landin, and S. Haridi. A Performance Study of the DDM \u2014 A Cache Only Memory Architecture. Technical Report R91:17, Swedish Institute of Computer Science, Nov 1991."},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"E. Hagersten, S. Haridi, and D. H. D. Warren. The Cache-Coherence Protocol of the Data Diffusion Machine. In M. Dubois and S. S. Thakkar, editors, Cache and Interconnect Architectures in Multiprocessors. Kluwer Academic Publisher, 1990.","DOI":"10.1007\/978-1-4613-1537-7_9"},{"issue":"9","key":"29_CR5","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/2.156381","volume":"25","author":"E. Hagersten","year":"1991","unstructured":"E. Hagersten, A. Landin, and S. Haridi. DDM \u2014 A Cache-Only Memory Architecture. IEEE Computer, 25(9):44\u201354, 1991.","journal-title":"IEEE Computer"},{"key":"29_CR6","unstructured":"L. Kleinrock. Queueing Systems (Volumes 1 and 2). John Wiley and Sons, 1975."},{"key":"29_CR7","unstructured":"E. D. Lazowska, J. Zahorjan, G. S. Graham, and K. C. Sevcik. Quantitative System Performance \u2014 Computer System Analysis Using Queueing Network Models. Prentice-Hall, 1984."},{"key":"29_CR8","unstructured":"M. Lofgren. A Simulator in C++ for a Parallel Architecture. PhD thesis, Swedish Institute of Computer Science, Nov 1990."},{"key":"29_CR9","unstructured":"A. Norton and G. F. Pfister. A Methodology for Predicting Multiprocessor Performance. In Proceedings 15th Annual International Symposium on Parallel Processing, pages 772\u2013781, 1985."},{"key":"29_CR10","doi-asserted-by":"crossref","unstructured":"S. Raina and D. H. D. Warren. Traffic Patterns in a Scalable Multiprocessor through Transputer Emulation. In Proceedings International Hawaii Conference on System Science, 1991.","DOI":"10.1109\/HICSS.1992.183173"},{"key":"29_CR11","unstructured":"J. P. Singh, W.-D. Weber, and A. Gupta. SPLASH: Stanford Parallel Applications for Shared-Memory. Technical Report CSL-TR-92-526, Computer Systems Laboratory, Stanford University, Jun 1992."},{"key":"29_CR12","unstructured":"M. K. Vernon, R. Jog, and G. S. Sohi. Performance Analysis of Hierarchical Cache-Consistent Multiprocesors. In Proceedings International Seminar on Performance of Distributed and Parallel Systems, pages 111\u2013126. North-Holland, Dec 1988."},{"key":"29_CR13","unstructured":"D. H. D. Warren and S. Haridi. Data Diffusion Machine \u2014 A Scalable Shared Virtual Memory Multiprocessor. In International Conference on Fifth Generation Computer Systems. ICOT, 1988."},{"key":"29_CR14","doi-asserted-by":"crossref","unstructured":"A. W. Wilson. Hierarchical Cache\/Bus Architecture for Shared Memory Multiprocessors. In Proceedings 14th Annual Symposium on Computer Architecture, pages 244\u2013252, 1987.","DOI":"10.1145\/30350.30378"}],"container-title":["Lecture Notes in Computer Science","PARLE'94 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58184-7_113.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T16:18:06Z","timestamp":1605629886000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58184-7_113"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540581840","9783540484776"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-58184-7_113","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}