{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:23:07Z","timestamp":1767846187361,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540581840","type":"print"},{"value":"9783540484776","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58184-7_115","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:28:09Z","timestamp":1330270089000},"page":"363-374","source":"Crossref","is-referenced-by-count":12,"title":["An adaptive update-based cache coherence protocol for reduction of miss rate and traffic"],"prefix":"10.1007","author":[{"given":"H\u00e5kan","family":"Nilsson","sequence":"first","affiliation":[]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"M. Brorsson, F. Dahlgren, H. Nilsson, and P. Stenstr\u00f6m, \u201cThe CacheMire Test Bench \u2014 A Flexible and Effective Approach for Simulation of Multiprocessors\u201d, In Proceedings of the 26th Annual Simulation Symposium, pp. 41\u201349, March 1993","DOI":"10.1109\/SIMSYM.1993.639054"},{"key":"31_CR2","doi-asserted-by":"crossref","unstructured":"A.L. Cox and R.J. Fowler, \u201cAdaptive Cache Coherency for Detecting Migratory Shared Data\u201d, In Proceedings of the 20th International Symposium on Computer Architecture, pp. 98\u2013108, May 1993","DOI":"10.1145\/173682.165146"},{"key":"31_CR3","doi-asserted-by":"crossref","unstructured":"K. Gharachorloo, A. Gupta, and J. Hennessy, \u201cPerformance Evaluation of Memory Consistency Models for Shared-Memory Multiprocessors\u201d, In Proceedings of ASPLOS IV, pp. 245\u2013257, April 1991","DOI":"10.1145\/106972.106997"},{"issue":"7","key":"31_CR4","doi-asserted-by":"publisher","first-page":"794","DOI":"10.1109\/12.256449","volume":"41","author":"A. Gupta","year":"1992","unstructured":"A. Gupta and W-D. Weber, \u201cCache Invalidation Patterns in Shared-Memory Multiprocessors\u201d, IEEE Transaction on Computers, 41(7), pp. 794\u2013810, July 1992","journal-title":"IEEE Transaction on Computers"},{"issue":"3","key":"31_CR5","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","volume":"25","author":"D. Lenoski","year":"1992","unstructured":"D. Lenoski, J. Laudon, K. Gharachorloo, W-D. Weber, A. Gupta, J. Hennessy, M. Horowitz, and M. Lam, \u201cThe Stanford DASH Multiprocessor\u201d, IEEE Computer, 25(3):63\u201379, March 1992","journal-title":"IEEE Computer"},{"key":"31_CR6","volume-title":"Technical Report","author":"H. Nilsson","year":"1993","unstructured":"H. Nilsson, P. Stenstr\u00f6m, and M. Dubois, \u201cImplementation and Evaluation of Update-Based Cache Protocols Under Relaxed Memory Consistency Models\u201d, Technical Report, Dept. of Computer Engineering, Lund University, Sweden, July 1993"},{"key":"31_CR7","volume-title":"Technical Report","author":"H. Nilsson","year":"1994","unstructured":"H. Nilsson and P. Stenstr\u00f6m, \u201cEvaluation of Adaptive Update-Based Cache Protocols\u201d, Technical Report, Dept. of Computer Engineering, Lund University, Sweden, March 1994"},{"issue":"1","key":"31_CR8","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/130823.130824","volume":"20","author":"J-P. Singh","year":"1992","unstructured":"J-P. Singh, W-D. Weber, and A. Gupta. \u201cSPLASH: Stanford parallel applications for shared-memory\u201d, Computer Architecture News, 20(1):5\u201344, March 1992","journal-title":"Computer Architecture News"},{"issue":"6","key":"31_CR9","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.55497","volume":"23","author":"P. Stenstr\u00f6m","year":"1990","unstructured":"P. Stenstr\u00f6m, \u201cA Survey of Cache Coherence Schemes for Multiprocessors\u201d, IEEE Computer, 23(6): 12\u201324, June 1990","journal-title":"IEEE Computer"},{"key":"31_CR10","first-page":"246","volume":"I","author":"P. Stenstr\u00f6m","year":"1991","unstructured":"P. Stenstr\u00f6m, F. Dahlgren, and L. Lundberg, \u201cA Lockup-free Multiprocessor Cache Design\u201d, In Proceeding of 1991 International Conference on Parallel Processing, Vol. I, pp. 246\u2013250, August 1991","journal-title":"Proceeding of 1991 International Conference on Parallel Processing"},{"key":"31_CR11","doi-asserted-by":"crossref","unstructured":"P. Stenstr\u00f6m, M. Brorsson, and L. Sandberg, \u201cAn Adaptive Cache Coherence Protocol Optimized for Migratory Sharing\u201d, In Proceedings of the 20th International Symposium on Computer Architecture, pp. 109\u2013118, May 1993","DOI":"10.1145\/173682.165147"}],"container-title":["Lecture Notes in Computer Science","PARLE'94 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58184-7_115.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:22:19Z","timestamp":1742595739000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58184-7_115"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540581840","9783540484776"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-58184-7_115","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[1994]]}}}