{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:06:52Z","timestamp":1725664012115},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540581840"},{"type":"electronic","value":"9783540484776"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58184-7_168","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:32:23Z","timestamp":1330270343000},"page":"831-834","source":"Crossref","is-referenced-by-count":0,"title":["A new routing scheme for concatenating two omega networks"],"prefix":"10.1007","author":[{"given":"Seung-Woo","family":"Seo","sequence":"first","affiliation":[]},{"given":"Tse-yun","family":"Feng","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"84_CR1","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/T-C.1975.224157","volume":"C-24","author":"D.H. Lawrie","year":"1975","unstructured":"D.H. Lawrie, \u201cAccess and Alignment of Data in an Array Processor,\u201d IEEE Trans. Comput., Vol.C-24, pp.1145\u20131155, Dec. 1975.","journal-title":"IEEE Trans. Comput."},{"key":"84_CR2","volume-title":"Mathematical Theory of Connecting Networks","author":"V. Benes","year":"1965","unstructured":"V. Benes, \u201cMathematical Theory of Connecting Networks,\u201d New York, Academic Press 1965."},{"key":"84_CR3","doi-asserted-by":"crossref","unstructured":"D.C. Opferman and N.T. Tsao-Wu, \u201cOn a Class of Rearrangeable Switching Networks,\u201d The Bell System Technical Journal, Vol.50, No.5, 1971.","DOI":"10.1002\/j.1538-7305.1971.tb02570.x"},{"key":"84_CR4","first-page":"1361","volume":"C-41","author":"Y.-M. Yeh","year":"1992","unstructured":"Y.-M. Yeh and T. Feng, \u201cOn a Class of Rearrangeable Networks,\u201d IEEE Trans. Comput., Vol. C-41, pp. 1361\u20131379, Nov. 1992.","journal-title":"IEEE Trans. Comput."},{"key":"84_CR5","unstructured":"S. Seo, \u201cSome Aspects of Multistage Interconnection Networks: Routing, Rearrangeability and Fault-tolerance,\u201d Ph.D. Thesis, The Pennsylvania State University, 1993."}],"container-title":["Lecture Notes in Computer Science","PARLE'94 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58184-7_168.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:18:19Z","timestamp":1605647899000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58184-7_168"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540581840","9783540484776"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-58184-7_168","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}