{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:12:49Z","timestamp":1725664369023},"publisher-location":"Berlin, Heidelberg","reference-count":0,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584193"},{"type":"electronic","value":"9783540487838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58419-6_100","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:58:16Z","timestamp":1330271896000},"page":"280-282","source":"Crossref","is-referenced-by-count":0,"title":["Hardwire: A risk-free FPGA-to-ASIC migration path"],"prefix":"10.1007","author":[{"given":"Bradly K.","family":"Fawcett","sequence":"first","affiliation":[]},{"given":"Nick","family":"Sawyer","sequence":"additional","affiliation":[]},{"given":"Tony","family":"Williams","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Architectures, Synthesis and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58419-6_100.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:14:58Z","timestamp":1619572498000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58419-6_100"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584193","9783540487838"],"references-count":0,"URL":"https:\/\/doi.org\/10.1007\/3-540-58419-6_100","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}