{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,5]],"date-time":"2025-08-05T12:33:29Z","timestamp":1754397209662,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584193"},{"type":"electronic","value":"9783540487838"}],"license":[{"start":{"date-parts":[[1994,1,1]],"date-time":"1994-01-01T00:00:00Z","timestamp":757382400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58419-6_120","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:58:42Z","timestamp":1330271922000},"page":"352-360","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["An optoelectronic 3-D Field Programmable Gate Array"],"prefix":"10.1007","author":[{"given":"J.","family":"Depreitere","sequence":"first","affiliation":[]},{"given":"H.","family":"Neefs","sequence":"additional","affiliation":[]},{"given":"H.","family":"Van Marck","sequence":"additional","affiliation":[]},{"given":"J.","family":"Van Campenhout","sequence":"additional","affiliation":[]},{"given":"R.","family":"Baets","sequence":"additional","affiliation":[]},{"given":"B.","family":"Dhoedt","sequence":"additional","affiliation":[]},{"given":"H.","family":"Thienpont","sequence":"additional","affiliation":[]},{"given":"I.","family":"Veretennicoff","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"reference":[{"key":"57_CR1","unstructured":"G. Borriello, C. Ebeling, and S. Hauck. Triptych: An FPGA architecture with integrated logic and routing. In J. Savage T. Knight, editor, Advanced Research in VLSI and Parallel Systems, pages 26\u201343. The MIT Press, 1992."},{"key":"57_CR2","doi-asserted-by":"crossref","first-page":"1469","DOI":"10.1109\/T-C.1971.223159","volume":"C-20","author":"B. S. Landman","year":"1971","unstructured":"B. S. Landman and R. L. Russo. On a pin versus block relationship for partitions of logic graphs. IEEE Trans on Computers, C-20:1469\u20131479, 1971.","journal-title":"IEEE Trans on Computers"},{"key":"57_CR3","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1147\/rd.252.0152","volume":"25","author":"W. E. Donath","year":"1981","unstructured":"W. E. Donath. Wire length distribution for placements of computer logic. IBM J. Res. D., 25:152\u2013155, 1981.","journal-title":"IBM J. Res. D."},{"key":"57_CR4","unstructured":"M. Feuer. Connectivity of random logic. In Proceedings of the workshop on largescale networks and systems, pages 7\u201311. IEEE 1980 Symposium on Circuits and Systems, 1981."},{"key":"57_CR5","doi-asserted-by":"crossref","unstructured":"H. Van Marck and J. Van Campenhout. Modeling and evaluating optoelectronic designs. In R. T. Chen and J. A. Neff, editors, Optoelectronics II, pages 2153:307-314. Proceedings of the SPIE, 1994.","DOI":"10.1117\/12.174521"},{"key":"57_CR6","doi-asserted-by":"crossref","unstructured":"R. C. Eden. Capabilities of normal metal electrical interconnections for 3-D MCM electronic packaging. In R. T. Chen and J. A. Neff, editors, Optoelectronics II, pages 2153:132\u2013145. Proceedings of the SPIE, 1994.","DOI":"10.1117\/12.174502"},{"key":"57_CR7","unstructured":"Xilinx Inc. The Programmable Logic Data Book, 1994."},{"key":"57_CR8","doi-asserted-by":"crossref","unstructured":"B. Dhoedt, P. De Dobbelaere, J. Blondelle, P. Van Daele, P. Demeester, H. Neefs, J. Van Campenhout, and R. Baets. Arrays of light emitting diodes with integrated diffractive microlenses for board-to-board optical interconnect applications: design, modelling and experimentel assessment. Accepted for publication in CLEO'94 technical digest, 1994.","DOI":"10.1364\/CLEO_EUROPE.1994.CThI64"},{"key":"57_CR9","doi-asserted-by":"crossref","unstructured":"S. D. Brown, R. J. Francis, J. Rose, and Z. G. Vranesic. Field-Programmable Gate Arrays. Kluwer Academic Publishers, 1992.~","DOI":"10.1007\/978-1-4615-3572-0"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Architectures, Synthesis and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58419-6_120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:27:50Z","timestamp":1742596070000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58419-6_120"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584193","9783540487838"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-58419-6_120","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]},"assertion":[{"value":"17 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}