{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:12:44Z","timestamp":1725664364970},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584193"},{"type":"electronic","value":"9783540487838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58419-6_68","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T10:57:52Z","timestamp":1330253872000},"page":"45-56","source":"Crossref","is-referenced-by-count":1,"title":["A global routing heuristic for FPGAs based on mean field annealing"],"prefix":"10.1007","author":[{"given":"Ismail","family":"Haritao\u011flu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cevdet","family":"Aykanat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1016\/0743-7315(92)90013-D","volume":"16","author":"T. Bultan","year":"1992","unstructured":"T. Bultan and C. Aykanat, \u201c A new mapping heuristic based on mean field annealing, \u201d Journal of Parallel and Distributed Computing, 16 (1992) 292\u2013305.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"5_CR2","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1007\/BF00339943","volume":"52","author":"J.J. Hopfield","year":"1985","unstructured":"J.J.Hopfield, and D.W.Tank, \u201cNeural Computation of Decisions in Optimization Problems\u201d, Biolog. Cybern., vol. 52, pp. 141\u2013152, 1985.","journal-title":"Biolog. Cybern."},{"key":"5_CR3","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"S.Kirkpatrick, C.D.Gelatt, and M.P.Vecchi. \u201c Optimization by simulated annealing\u201d, Science, vol. 220, pp. 671\u2013680, 1983.","journal-title":"Science"},{"issue":"No.10","key":"5_CR4","doi-asserted-by":"crossref","first-page":"1085","DOI":"10.1109\/43.62733","volume":"9","author":"J. Rose","year":"1990","unstructured":"J.Rose, \u201cParallel Global Routing for Standart Cells\u201d IEEE Transactions on Computer-Aided Design Vol. 9 No. 10 pp:1085\u20131095 October 1990.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"S.Brown, J.Rose, Z.Vranesic, \u201cA Detailed Router for Field Programmable Gate Arrays\u201d Proc. International Conference on Computer Aided Desing 1990.","DOI":"10.1109\/ICCAD.1990.129931"},{"key":"5_CR6","unstructured":"J.Rose and B.Fallah, \u201c Timing-Driven Routing Segment Assignment in FPGAs \u201d Proc. Canadian Conference on VLSI"},{"issue":"No7","key":"5_CR7","doi-asserted-by":"crossref","first-page":"1013","DOI":"10.1109\/5.231340","volume":"81","author":"J. Rose","year":"1993","unstructured":"J.Rose, A. El Gamal, A. Sangiovanni-vincentalli, \u201c Architecture of Filed-Programmable Gate Arrays \u201d Proceedings of the IEEE pp:1013\u20131029. Vol:81, No:7, July 1993.","journal-title":"Proceedings of the IEEE"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"C.Sechen, \u201cVLSI Placement and Global Routing Using Simulated Annealing\u201d, Kluwer Academic Publishers. 1988","DOI":"10.1007\/978-1-4613-1697-8"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"J.Greene, V.Roychowdhury, S.Kaptanoglu, A.E.Gamal, \u201cSegmented Channel Routing\u201d, 27th ACM\/IEEE Design Automation Conference pp:567\u2013572 1990.","DOI":"10.1145\/123186.123405"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"S.Burman, C.Kamalanathan, N.Sherwani, \u201cNew Channel Segmentation Model and Routing for High Performance FPGAs\u201d, Proc. International Conference on Computer Aided Desing, pp:22\u201325 1992","DOI":"10.1109\/ICCAD.1992.279404"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"N.Sherwani, \u201cAlgorithms for VLSI Physical Design Automation\u201d, Kluwer Academic Publishers. 1993","DOI":"10.1007\/978-1-4757-2219-2"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"T.Lengauer, \u201cCombinatorial Algorithms for Integrated Circuit Layout\u201d 1990 Wiley-Teubner Series.","DOI":"10.1007\/978-3-322-92106-2_3"},{"key":"5_CR13","unstructured":"\u201cFundamentals of Placement and Routing\u201d, Xilinx Co. 1990"},{"key":"5_CR14","unstructured":"\u201cThe Programmable Gate Array Data Book\u201d, Xilinx Co. 1992."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Architectures, Synthesis and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58419-6_68.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T14:42:40Z","timestamp":1687272160000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58419-6_68"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584193","9783540487838"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-58419-6_68","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}