{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:12:58Z","timestamp":1725664378132},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584193"},{"type":"electronic","value":"9783540487838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58419-6_72","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:58:29Z","timestamp":1330271909000},"page":"89-92","source":"Crossref","is-referenced-by-count":2,"title":["A speed-up technique for synchronous circuits realized as LUT-based FPGAs"],"prefix":"10.1007","author":[{"given":"Toshiaki","family":"Miyazaki","sequence":"first","affiliation":[]},{"given":"Hiroshi","family":"Nakada","sequence":"additional","affiliation":[]},{"given":"Akihiro","family":"Tsutsui","sequence":"additional","affiliation":[]},{"given":"Kazuhisa","family":"Yamada","sequence":"additional","affiliation":[]},{"given":"Naohisa","family":"Ohta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","volume-title":"Field-Programmable Gate Arrays","author":"S. D. Brown","year":"1992","unstructured":"Brown S. D., Francis R. J., Rose J. and Vranesic Z. G.: \u201cField-Programmable Gate Arrays,\u201d Readings, Kluwer Academic Publishers, 1992."},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Francis R. J., Rose J. and Chung K.: \u201cChortle: a Technology Mapping Program for Lookup Table-Based Field-Programmable Gate Arrays,\u201d Proc. 27th DAC, pp. 613\u2013619, June 1990.","DOI":"10.1145\/123186.123418"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Francis R. J., Rose J. and Vranesic Z.: \u201cChortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs,\u201d Proc. 28th DAC, pp. 227\u2013233, June 1991.","DOI":"10.1145\/127601.127670"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Karplus K.: \u201cXmap: a Technology Mapper for Table-lookup Field-Programmable Gate Arrays,\u201d Proc. 28th DAC, pp. 240\u2013243, June 1991.","DOI":"10.1145\/127601.127672"},{"issue":"No.10","key":"9_CR5","doi-asserted-by":"crossref","first-page":"1085","DOI":"10.1109\/43.62733","volume":"9","author":"J. Rose","year":"1990","unstructured":"Rose J.: \u201cParallel Global Routing for Standard Cells,\u201d IEEE Trans. on CAD, Vol. 9, No. 10, pp. 1085\u20131095, October 1990.","journal-title":"IEEE Trans. on CAD"},{"key":"9_CR6","unstructured":"Rose J. and Brown S.: \u201cThe Effect of Switch Box Flexibility on Routability of Field Programmable Gate Arrays,\u201d Proc. 1990 CICC, pp. 27.5.1\u201327.5.4, May 1990."},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"Leiserson C. E., Rose F. M. and Saxe J. B.: \u201cOptimizing Synchronous Circuitry by Retiming,\u201d Proc. Third Caltech Conf. on VLSI, pp. 87\u2013116, March 1983.","DOI":"10.1007\/978-3-642-95432-0_7"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Dey S., Potkonjak M. and Rothweiler S. G: \u201cPerformance Optimization of Sequential Circuits by Eliminating Retiming Bottlenecks,\u201d Proc. ICCAD-92, pp. 504\u2013509, November 1992.","DOI":"10.1109\/ICCAD.1992.279320"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Iqbal Z., Potkonjak M., Dey S. and Parker A.: \u201cCritical Path Minimization Using Retiming and Algebraic Speed-Up,\u201d Proc. 30th DAC, pp. 573\u2013577, June 1993.","DOI":"10.1145\/157485.165046"},{"issue":"No.5","key":"9_CR10","doi-asserted-by":"crossref","first-page":"568","DOI":"10.1109\/43.277605","volume":"12","author":"S. Malik","year":"1993","unstructured":"Malik S., Singh K. J. and Brayton R. K.: \u201cPerformance Optimization of Pipelined Logic Circuits Using Peripheral Retiming and Resynthesis,\u201d IEEE Trans. CAD, Vol. 12, No. 5, pp. 568\u2013578, May 1993.","journal-title":"IEEE Trans. CAD"},{"issue":"No.12","key":"9_CR11","first-page":"1849","volume":"J75-A","author":"H. Nakada","year":"1992","unstructured":"Nakada H., Yamada K., Tsutsui A. and Ohota N.: \u201cLatch Insertion Method without Logical Change for Synchronous Circuit Design,\u201d IEICE Trans., Vol.J75-A, No.12 pp. 1849\u20131858, December 1992.","journal-title":"IEICE Trans."},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Cloutier R. J. and Thomas D. E.: \u201cSynthesis pf Pipeline Instruction Set Processors,\u201d Proc. 30th DAC, pp. 583\u2013588, June 1993.","DOI":"10.1145\/157485.165053"},{"issue":"No.3","key":"9_CR13","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/43.3169","volume":"7","author":"N. Park","year":"1988","unstructured":"Park N. and Parker A. C.: \u201cSehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications,\u201d IEEE Trans. on CAD, Vol. 7, No. 3, pp. 356\u2013370, March 1988.","journal-title":"IEEE Trans. on CAD"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Kukimoto Y. and Fujita M.: \u201cRectification Method for Lookup-Table Type FPGA's,\u201d Proc. ICCAD-92, pp. 54\u201360, November 1992.","DOI":"10.1109\/ICCAD.1992.279397"},{"key":"9_CR15","unstructured":"-: \u201cThe Field Programmable Gate Array Data Book,\u201d Xilinx Inc., 1992."},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Ku\u017enar R., Brglez F. and Kozminski K.: \u201cCost Minimization of Partitions into Multiple Devices,\u201d Proc. 30th DAC, pp. 315\u2013320, June 1993.","DOI":"10.1145\/157485.164910"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Architectures, Synthesis and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58419-6_72.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:20:20Z","timestamp":1605648020000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58419-6_72"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584193","9783540487838"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-58419-6_72","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}