{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:19:44Z","timestamp":1742617184418,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584193"},{"type":"electronic","value":"9783540487838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58419-6_73","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:56:08Z","timestamp":1330271768000},"page":"99-110","source":"Crossref","is-referenced-by-count":3,"title":["An efficient technique for mapping RTL structures onto FPGAs"],"prefix":"10.1007","author":[{"given":"A. R.","family":"Naseer","sequence":"first","affiliation":[]},{"given":"M.","family":"Balakrishnan","sequence":"additional","affiliation":[]},{"given":"Anshul","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"R. Murgai, et al., \u201dLogic Synthesis for Programmable Gate Arrays\u201d, Proc. 27th Design Automation Conf., June 1990, pp. 620\u2013625.","DOI":"10.1145\/123186.123421"},{"key":"10_CR2","unstructured":"Xilinx Programmable Gate Array Users' Guide, 1988 Xilinx, Inc."},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"R. J. Francis, J. Rose, K. Chung, \u201dChortle: A Technology Mapping Program for Lookup Table based Field Programmable Gate Arrays\u201d, Proc. 27th Design Automation Conf., June 1990, pp. 613\u2013619.","DOI":"10.1145\/123186.123418"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"R. J. Francis, J. Rose, Z. Vranesic, \u201d Chortle-crf: Fast Technology Mapping for Look-up Table-Based FPGAs\u201d, Proc. 28th Design Automation Conf. 1991, pp.227\u2013233.","DOI":"10.1145\/127601.127670"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"D. Filo, J. C. Yang, F. Malihot, G.D. Micheli, \u201dTechnology Mapping for a Two-output RAM-based Field Programmable Gate Arrays\u201d, European Design Automation Conf., February 1991, pp. 534\u2013538.","DOI":"10.1109\/EDAC.1991.206465"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"K. Karplus, \u201dXmap: A Technology Mapper for Table-Lookup Field Programmable Gate Arrays\u201d, Proc. 28th Design Automation Conf., June 1991, pp. 240\u2013243.","DOI":"10.1145\/127601.127672"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Nam-Sung Woo, \u201dA heuristic Method for FPGA Technology Mapping Based on Edge Visibility\u201d, Proc. 28th Design Automation Conf.,June 1991, pp. 248\u2013251.","DOI":"10.1145\/127601.127675"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"R. J. Francis, J. Rose, Z. Vranesic, \u201dTechnology Mapping of Look-up Table-Based FPGAs for performance\u201d, Proc. Int. Conf. on CAD, 1991, pp.568\u2013571.","DOI":"10.1109\/ICCAD.1991.185334"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Kuang-Chien Chen et al., \u201dDAG-Map: Graph-Based FPGA Technology Mapping for Delay Optimization\u201d, IEEE Design & Test, September 1992, pp. 7\u201320.","DOI":"10.1109\/54.156154"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"R. Murgai et al., \u201dPerformance-Directed Synthesis for Table Look-up Programmable Gate Arrays\u201d, Proc. Int. Conf. on CAD, 1991, pp. 572\u2013575.","DOI":"10.1109\/ICCAD.1991.185335"},{"issue":"No.2","key":"10_CR11","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1147\/rd.62.0227","volume":"6","author":"P. J. Roth","year":"1962","unstructured":"P. J. Roth and R. M. Karp, \u201dMinimization over Boolean graphs\u201d, IBM Journal of Research and Development vol. 6\/No.2\/April 1962 pp. 227\u2013238.","journal-title":"IBM Journal of Research and Development"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Anshul Kumar et al. \u201dIDEAS: A Tool for VLSI CAD \u201d, IEEE Design and Test, 1989, pp.50\u201357.","DOI":"10.1109\/54.43079"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"M. V. Rao, M. Balakrishnan and Anshul Kumar, \u201dDESSERT: Design Space Exploration of RT Level Components\u201d, Proc. IEEE\/ACM 6th Int. Conf. on VLSI Design'93, January 1993, pp. 299\u2013303.","DOI":"10.1109\/ICVD.1993.669700"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"A. R. Naseer, M. Balakrishnan and Anshul Kumar, \u201dFAST: FPGA targeted RTL structure Synthesis Technique\u201d, Proc. IEEE\/ACM 7th Int. Conf. on VLSI Design'94 January 1994, pp. 21\u201324.","DOI":"10.1109\/ICVD.1994.282636"},{"key":"10_CR15","unstructured":"A. R. Naseer, M. Balakrishnan and Anshul Kumar, \u201dA technique for synthesizing Data Part using FPGAs\u201d, Proc. IEEE\/ACM 2nd Int. Workshop on Field Programmable Gate Arrays, Berkeley, February 1994."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Architectures, Synthesis and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58419-6_73.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:27:26Z","timestamp":1742596046000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58419-6_73"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584193","9783540487838"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-58419-6_73","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}