{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:12:41Z","timestamp":1725664361843},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584193"},{"type":"electronic","value":"9783540487838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58419-6_76","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:56:21Z","timestamp":1330271781000},"page":"117-119","source":"Crossref","is-referenced-by-count":0,"title":["Formal verification of timing rules in design specifications"],"prefix":"10.1007","author":[{"given":"Tibor","family":"Bartos","sequence":"first","affiliation":[]},{"given":"Norbert","family":"Fristacky","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"reference":[{"key":"13_CR1","unstructured":"Fristacky, N., Cingel, V.: A functional and timing specification model for digital systems. Proc. of the 7th Symp. on Microcomp. and Microproc. App., Budapest, 1992, pp. 185\u2013190."},{"key":"13_CR2","series-title":"CHARME 93","volume-title":"Correct Hardware Design Methodol","author":"V. Cingel","year":"1993","unstructured":"Cingel, V.: A graph based method for timing diagrams representation and verification. In Correct Hardware Design Methodol. CHARME 93, Arles France, Springer Verlag, 1993."},{"key":"13_CR3","volume-title":"Ph.D. Thesis","author":"V. Cingel","year":"1991","unstructured":"Cingel, V.: Specification and Verification of Timing in Digital Systems. Ph.D. Thesis, Dept. of Comp. Science and Eng., Slovak Techn. Univ., Bratislava, 1991 (in Slovak)."},{"key":"13_CR4","volume-title":"Diploma Thesis","author":"T. Bartos","year":"1993","unstructured":"Bartos, T.: Program for Verification of Timing Rules in Digital System Specifications. Diploma Thesis, Faculty of El. Eng., Slovak Techn. Univ., Bratislava, 1993 (in Slovak)."},{"key":"13_CR5","doi-asserted-by":"crossref","first-page":"961","DOI":"10.1109\/TC.1987.5009519","volume":"8","author":"F. Jahanian","year":"1987","unstructured":"Jahanian, F., Mok, A. K.: A Graph-theoretic Approach for Timing Analysis and its Implementation. IEEE Tr. on Computer, Vol. 8, 1987, pp. 961\u2013975.","journal-title":"IEEE Tr. on Computer"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Architectures, Synthesis and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58419-6_76.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:15:14Z","timestamp":1619572514000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58419-6_76"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584193","9783540487838"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-58419-6_76","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}