{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:12:35Z","timestamp":1725664355715},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584193"},{"type":"electronic","value":"9783540487838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58419-6_87","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:56:49Z","timestamp":1330271809000},"page":"168-174","source":"Crossref","is-referenced-by-count":3,"title":["A superscalar and reconfigurable processor"],"prefix":"10.1007","author":[{"given":"Christian","family":"Iseli","sequence":"first","affiliation":[]},{"given":"Eduardo","family":"Sanchez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"reference":[{"key":"24_CR1","volume-title":"Computer Organization & Design, The Hardware\/Software Interface","author":"D. A. Patterson","year":"1994","unstructured":"David A. Patterson and John L. Hennessy, Computer Organization & Design, The Hardware\/Software Interface, Morgan Kaufmann Publishers, San Mateo, 1994."},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"Christian Iseli and Eduardo Sanchez, \u201cSpyder: A reconfigurable VLIW processor using FPGAs\u201d, in IEEE Workshop on FPGAs for Custom Computing Machines, Napa, April 1993.","DOI":"10.1109\/FPGA.1993.279483"},{"key":"24_CR3","first-page":"9","volume-title":"Instruction-Level Parallelism","author":"B. Ramakrishna Rau","year":"1993","unstructured":"B. Ramakrishna Rau and Joseph A. Fisher, \u201cInstruction-level parallelism: History, overview, and perspectives\u201d, in Instruction-Level Parallelism, B. Ramakrishna Rau and Joseph A. Fisher, Eds., pp. 9\u201350. Kluwer Academic Publishers, Boston, 1993."},{"key":"24_CR4","volume-title":"The SPARC Architecture Manual","author":"S. Microsystems","year":"1987","unstructured":"Sun Microsystems, The SPARC Architecture Manual, Sun Microsystems, Inc, Mountain View, 1987."},{"key":"24_CR5","volume-title":"The Programmable Logic Data Book","author":"Xilinx","year":"1993","unstructured":"Xilinx, The Programmable Logic Data Book, Xilinx, San Jose, 1993."},{"key":"24_CR6","unstructured":"Motorola, Phoenix, Arizona, PowerPC 601 RISC Microprocessor User's Manual, 1993."},{"issue":"no.7","key":"24_CR7","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/2.30729","volume":"22","author":"K. Preston Jr.","year":"1989","unstructured":"Kendall Preston Jr., \u201cThe abingdon cross benchmark survey\u201d, IEEE Computer, vol. 22, no. 7, pp. 9\u201318, July 1989.","journal-title":"IEEE Computer"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Architectures, Synthesis and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58419-6_87.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:15:18Z","timestamp":1619572518000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58419-6_87"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584193","9783540487838"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/3-540-58419-6_87","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}