{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:12:34Z","timestamp":1725664354188},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584193"},{"type":"electronic","value":"9783540487838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58419-6_92","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:56:42Z","timestamp":1330271802000},"page":"220-229","source":"Crossref","is-referenced-by-count":2,"title":["Constraint-based hierarchical placement of parallel programs"],"prefix":"10.1007","author":[{"given":"Mat","family":"Newman","sequence":"first","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]},{"given":"Ian","family":"Page","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"reference":[{"key":"29_CR1","unstructured":"Page, I. and Luk, W.: Compiling occam into FPGAs, in FPGAs, W. Moore and W. Luk, Eds. Abingdon EE&CS Books, pp. 271\u2013283, 1991."},{"key":"29_CR2","unstructured":"Luk, W., Ferguson D. and Page, I.: Structured hardware compilation of parallel programs, in More FPGAs, W. Moore and W. Luk, Eds. Abingdon EE&CS Books, pp. 213\u2013224, 1994."},{"issue":"1","key":"29_CR3","first-page":"13","volume":"9","author":"P.J.M. Laarhoven van","year":"1990","unstructured":"van Laarhoven, P.J.M., Aarts, E.H.L. and Liu, C.L.: Simulated annealing in circuit layout. Nieuw Archief VoorWiskunde, 9(1), pp. 13\u201339, 1990.","journal-title":"Nieuw Archief VoorWiskunde"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Luk, W.: Systematic serialisation of array-based architectures. Integration, the VLSI Journal, 14(3), pp. 333\u2013360.","DOI":"10.1016\/0167-9260(93)90014-4"},{"key":"29_CR5","unstructured":"Raman S., Liu C.L. and Jones, L.G.: Timing-based placement for an FPGA design environment, in More FPGAs, W. Moore and W. Luk, Eds. Abingdon EE&CS Books, pp. 213\u2013224, 1994."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Architectures, Synthesis and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58419-6_92.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:20:23Z","timestamp":1605648023000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58419-6_92"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584193","9783540487838"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-58419-6_92","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}