{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:12:38Z","timestamp":1725664358127},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584193"},{"type":"electronic","value":"9783540487838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58419-6_94","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T15:57:04Z","timestamp":1330271824000},"page":"240-250","source":"Crossref","is-referenced-by-count":7,"title":["Simulating static and dynamic faults in BIST structures with a FPGA based emulator"],"prefix":"10.1007","author":[{"given":"Richard W.","family":"Wieler","sequence":"first","affiliation":[]},{"given":"Zaifu","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Robert D.","family":"McLeod","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"reference":[{"key":"31_CR1","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1109\/43.21818","volume":"8","author":"A. Krasniewski","year":"1989","unstructured":"A. Krasniewski, and S. Pilarski, Circular Self-Test Path: A Low-Cost BIST Technique for VLSI Circuits, IEEE Transactions on Computer-Aided Design, Vol. 8, pp.425\u2013428, Jan. 1989.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"31_CR2","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1109\/43.170992","volume":"10","author":"S. Pilarski","year":"1992","unstructured":"S. Pilarski, A. Krasniewski, and T. Kameda, Estimating Testing Effectiveness of the Circular Self-Test Path Technique, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 10, pp.1301\u20131317, Oct. 1992.","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"31_CR3","unstructured":"Algotronix Ltd., Configurable Array Logic User Manual, Edinburgh UK, 1991."},{"key":"31_CR4","doi-asserted-by":"crossref","unstructured":"E. J. McClauskey, Built-in Self-Test Techniques, IEEE Design and Test of Computers, pp.21\u201336, April 1985.","DOI":"10.1109\/MDT.1985.294856"},{"key":"31_CR5","unstructured":"P.H. Bardell, W.H. McAnney, and J. Savir, Built-in Test for VLSI: Pseudorandom Techniques, John Wiley & Sons, 1987."},{"key":"31_CR6","doi-asserted-by":"crossref","unstructured":"V.D. Agrawal, C.R.Kime, and K.K. Saluja, A Tutorial on Built-in Self-Test, Part I, IEEE Design and Test of Computers, pp.73\u201382, March 1993.","DOI":"10.1109\/54.199807"},{"key":"31_CR7","doi-asserted-by":"crossref","unstructured":"V.D. Agrawal, C.R.Kime, and K.K. Saluja, A Tutorial on Built-in Self-Test, Part II, IEEE Design and Test of Computers, pp.69\u201377, June 1993.","DOI":"10.1109\/54.211530"},{"key":"31_CR8","doi-asserted-by":"crossref","unstructured":"Y. Zorian and A. Ivanov, Programmable Space Compaction BIST, Proc. of Int'l Symp. on FTC, pp.340\u2013349, 1993.","DOI":"10.1109\/FTCS.1993.627337"},{"issue":"No.8","key":"31_CR9","doi-asserted-by":"crossref","first-page":"842","DOI":"10.1109\/43.31545","volume":"8","author":"P.D. Hortensius","year":"1989","unstructured":"P.D. Hortensius, R.D. McLeod, W. Pries, D.M. Miller, and H.C. Card, Cellular Automata-Based Pseudorandom Number Generators for Built-in Self-Test, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 8, No.8, pp.842\u2013859, Aug. 1989.","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"31_CR10","unstructured":"P.H. Bardell and W.H. McAnney, Self-Testing of Multichip Logic Modules, Proc. of Int'l Test Conference, pp.200\u2013204, 1982."},{"key":"31_CR11","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, New York, 1990."},{"key":"31_CR12","doi-asserted-by":"crossref","unstructured":"D.R. Schertz and G. Metze, A New Representation for Faults in Combinational Digital Circuits, IEEE Transaction on Computers, Vol.21, No.8, Aug. 1972.","DOI":"10.1109\/TC.1972.5009041"},{"issue":"No.12","key":"31_CR13","doi-asserted-by":"crossref","first-page":"1559","DOI":"10.1109\/43.103505","volume":"10","author":"J.E Chen","year":"1991","unstructured":"J.E Chen, C.L. Lee, and W.Z. Shen, Single-Fault Fault-Collapsing Analysis in Sequential Logic Circuits, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 10, No.12, pp.1559\u20131568 Dec. 1991.","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"31_CR14","unstructured":"The TTL Data Book for Design Engineers, Texas Instruments, Inc. Dallas, TX, 1981."},{"key":"31_CR15","unstructured":"S.B. Aker and B. Krishnamurty, On the Application of Test Counting to VLSI Testing, pp. 343\u2013359, Chapel Hill Conference on VLSI 1985."},{"key":"31_CR16","unstructured":"J.L.A. Hughes and E.J. McClauskey, Multiple Stuck-at Fault Coverage of Single Stuck-at Fault Test Sets, Proc. of Int'l Test Conference, pp.368\u2013374, 1986."},{"key":"31_CR17","unstructured":"Y. Ievendel and P.R. Menon, Transition Faults in Combinational Circuits: Input Transition Test Generation and Fault Simulation, 16th Int'l Symposium on Fault Tolerant Computing Systems, pp. 278\u2013291, 1986."},{"issue":"5","key":"31_CR18","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","volume":"57","author":"R. L. Wadsack","year":"1978","unstructured":"R. L. Wadsack, Fault Modelling and Logic Simulation of CMOS and MOS Integrated Circuits, Bell System Technical Journal 57(5), pp. 1449\u20131474, 1978.","journal-title":"Bell System Technical Journal"},{"key":"31_CR19","doi-asserted-by":"crossref","unstructured":"J.A. Waicukauski, E. Lindbloom, B.R. Rosen, and V. S. Igengar, Transition Fault Simulation, IEEE Design & Test of Computers, pp. 32\u201338, April 1987.","DOI":"10.1109\/MDT.1987.295104"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Architectures, Synthesis and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58419-6_94.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:15:20Z","timestamp":1619572520000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58419-6_94"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584193","9783540487838"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-58419-6_94","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}