{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:12:21Z","timestamp":1725664341481},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584261"},{"type":"electronic","value":"9783540487852"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58426-9_152","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T10:59:36Z","timestamp":1330253976000},"page":"453-469","source":"Crossref","is-referenced-by-count":2,"title":["Feasible regions quantify the configuration power of arrays with multiple fault types"],"prefix":"10.1007","author":[{"given":"Laurence E.","family":"LaForge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,7]]},"reference":[{"key":"32_CR1","doi-asserted-by":"crossref","unstructured":"Douglas M. Blough. \u201cOn the Reconfiguration of Memory Arrays Containing Clustered Faults\u201d. Proceedings, 21st International Symposium on Fault Tolerant Computing. pp 444\u2013451.","DOI":"10.1109\/FTCS.1991.146699"},{"key":"32_CR2","first-page":"1","volume-title":"Test Vehicle for a Wafer-Scale Thermal Pixel Scence Simulator","author":"G.H. Chapman","year":"1994","unstructured":"[Chapman et al 1994] G.H. Chapman, L. Carr, M.J. Syrzycki, and B. Dufort, \u201cTest Vehicle for a Wafer-Scale Thermal Pixel Scence Simulator\u201d. In Proceedings, International Conference on Wafer Scale Integration. R. M. Lea and Stuart Tewksbury, eds. IEEE Computer Society. San Francisco. January, 1994. pp 1\u201310."},{"issue":"4","key":"32_CR3","first-page":"50","volume":"25","author":"G.H. Chapman","year":"1992","unstructured":"[Chapman et al 1992] G.H. Chapman, M. Parameswaran, and M.J. Syrzycki, \u201cWafer Scale Transducer Arrays\u201d. IEEE Computer, special issue on Wafer Scale Integration. Vol 25. 4. 1992. pp 50\u201356.","journal-title":"IEEE Computer, special issue on Wafer Scale Integration"},{"key":"32_CR4","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/WAFER.1989.47552","volume-title":"Proceedings, International Conference on Wafer Scale Integration","author":"J. Czechowski","year":"1989","unstructured":"[Czechowski et al 1989] J. Czechowski, E. H. Rogers, and M-J Chung. \u201cArchitectural Yield Analysis of Random Defects in Wafer Scale Integration\u201d. In Proceedings, International Conference on Wafer Scale Integration. Earl Swartzlander and Joe Brewer, eds. IEEE Computer Society. San Francisco. January. 1989. pp 215\u2013244."},{"key":"32_CR5","doi-asserted-by":"crossref","first-page":"875","DOI":"10.1109\/TC.1976.1674712","volume":"C-25","author":"J. P. Hayes","year":"1976","unstructured":"J. P. Hayes. \u201cA Graph Model for Fault Tolerant Computing Systems\u201d, IEEE Transactions on Computers. Vol C-25, September, 1976. pp 875\u2013884.","journal-title":"IEEE Transactions on Computers"},{"key":"32_CR6","unstructured":"Ajai Jain and Janusz Rajski. \u201cProbabilistic Analysis of Yield and Area Utilization\u201d. In Proceedings, International Workshop on Defect and Fault Tolerance in VLSI Systems. IEEE Computer Society. October. 1988. pp 7.1.1\u201312."},{"issue":"No5","key":"32_CR7","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1109\/PROC.1986.13532","volume":"74","author":"I. Koren","year":"1986","unstructured":"Israel Koren and Dhiraj K. Pradhan. \u201cYield and Performance Enhancement in VLSI and WSI Multiprocessor Systems\u201d. Proceedings of the IEEE. Vol 74, No 5, May, 1986. pp 699\u2013711.","journal-title":"Proceedings of the IEEE."},{"key":"32_CR8","doi-asserted-by":"crossref","unstructured":"S. Y. Kuo and W. K. Fuchs. \u201cEfficient Spare Allocation for Reconfigurable Arrays\u201d. IEEE Design and Test. February. 1987. pp 24\u201331.","DOI":"10.1109\/MDT.1987.295111"},{"key":"32_CR9","volume-title":"Extremally Fault Tolerant Arrays","author":"L. E. LaForge","year":"1989","unstructured":"Laurence E. LaForge. \u201cExtremally Fault Tolerant Arrays\u201d. Proceedings, International Conference on Wafer Scale Integration. Earl Swartzlander and Joe Brewer, eds. San Francisco: IEEE Computer Society, January, 1989."},{"key":"32_CR10","volume-title":"PhD dissertation","author":"L. E. LaForge","year":"1991","unstructured":"Laurence E. LaForge. Fault Tolerant Arrays. PhD dissertation. Montreal: McGill University, 1991."},{"key":"32_CR11","volume-title":"What Designers of Wafer Scale Systems Should Know About Local Sparing","author":"L. E. LaForge","year":"1994","unstructured":"Laurence E. LaForge. \u201cWhat Designers of Wafer Scale Systems Should Know About Local Sparing\u201d. Proceedings, IEEE International Conference on Wafer Scale Integration. R. M. Lea and Stuart Tewksbury, eds. San Francisco: IEEE Computer Society. January, 1994."},{"issue":"No5","key":"32_CR12","doi-asserted-by":"crossref","first-page":"448","DOI":"10.1109\/TC.1985.1676584","volume":"C-34","author":"T. Leighton","year":"1985","unstructured":"Tom Leighton and Charles E. Leiserson. \u201cWafer-scale Integration of Systolic Arrays\u201d, IEEE Transactions on Computers. Vol C-34, No 5. May, 1985. pp 448\u2013461.","journal-title":"IEEE Transactions on Computers"},{"key":"32_CR13","doi-asserted-by":"crossref","first-page":"848","DOI":"10.1109\/PGEC.1967.264748","volume":"EC-16","author":"F. Preparata","year":"1967","unstructured":"F. Preparata, G. Metze, and R. Chien. \u201cOn the Connection Assignment Problem of Diagnosable Systems\u201d. IEEE Transactions on Computers. EC-16, 1967. pp 848\u2013854.","journal-title":"IEEE Transactions on Computers"},{"key":"32_CR14","volume-title":"Probabilistic Analysis of Reconfiguration Heuristics","author":"W. Shi","year":"1989","unstructured":"W. Shi and W. K. Fuchs. \u201cProbabilistic Analysis of Reconfiguration Heuristics\u201d. Proceedings, International Workshop on Defect and Fault Tolerance in VLSI Systems. New York: Plenum Press. 1989."},{"key":"32_CR15","doi-asserted-by":"crossref","first-page":"19","DOI":"10.4064\/cm-3-1-19-30","volume":"III","author":"P. Tur\u00e1n","year":"1954","unstructured":"P. Tur\u00e1n. \u201cOn the Theory of Graphs\u201d. Colloquium Mathematicum. Vol III, 1954. pp 19\u201330.","journal-title":"Colloquium Mathematicum"},{"key":"32_CR16","first-page":"198","volume-title":"Integrated Diagnosis and Reconfiguration Process for Defect Tolerant WSI Processor Arrays","author":"K. Wang","year":"1994","unstructured":"Kuochen Wang and Jenn-Wei Lin. \u201cIntegrated Diagnosis and Reconfiguration Process for Defect Tolerant WSI Processor Arrays\u201d. In Proceedings, International Conference on Wafer Scale Integration. R. Mike Lea and Stuart Tewksbury, eds. IEEE Computer Society. San Francisco. January, 1994. pp 198\u2013207."}],"container-title":["Lecture Notes in Computer Science","Dependable Computing \u2014 EDCC-1"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58426-9_152.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T16:20:30Z","timestamp":1605630030000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58426-9_152"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584261","9783540487852"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-58426-9_152","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}