{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:10:30Z","timestamp":1742386230261},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584292"},{"type":"electronic","value":"9783540487876"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58429-3_24","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T11:01:41Z","timestamp":1330254101000},"page":"1-15","source":"Crossref","is-referenced-by-count":13,"title":["Do faster routers imply faster communication?"],"prefix":"10.1007","author":[{"given":"Vijay","family":"Karamcheti","sequence":"first","affiliation":[]},{"given":"Andrew A.","family":"Chien","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,8]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"G. Alverson, R. Alverson, D. Callahan, B. Koblenz, A. Porterfield, and B. Smith. Exploiting heterogeneous parallelism on a multithreaded multiprocessor. In Proceedings of the 6th ACM Interational Conference on Supercomputing, 1992.","DOI":"10.1145\/143369.143408"},{"issue":"2","key":"1_CR2","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1145\/103720.114701","volume":"9","author":"B. N. Bershad","year":"1991","unstructured":"B. N. Bershad, T. E. Anderson, E. D. Lazowska, and H. M. Levy. User-level interprocess communication for shared memory multiprocessors. ACM Transactions on Computer Systems, 9(2):175\u2013198, May 1991.","journal-title":"ACM Transactions on Computer Systems"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"M. A. Blumrich, Kai Li, Richard Alpert, Cezary Dubnicki, and Edward W. Felten. Virtual memory mapped network interface for the shrimp multicomputer. In Proceeding of the International Symposium on Computer Architecture, April 1994.","DOI":"10.1109\/ISCA.1994.288154"},{"key":"1_CR4","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/SUPERC.1988.44670","volume-title":"Proceedings of Supercomputing '88","author":"S. Borkar","year":"1988","unstructured":"S. Borkar, R. Cohn, G. Cox, S. Gleason, T. Gross, H. T. Kung, M. Lam, B. Moore, C. Peterson, J. Pieper, L. Rankin, P. S. Tseng, J. Sutton, J. Urbanski, and J. Webb. iWarp: An integrated solution to high-speed parallel computing. In Proceedings of Supercomputing '88, pages 330\u2013341. IEEE Press, 1988. Orlando, Florida."},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"V. Cerf and R. Kahn. A protocol for packet network interconnection. IEEE Transactions on Communications, 1974.","DOI":"10.1109\/TCOM.1974.1092259"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"W. Dally and C. Seitz. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Transactions on Computers, C-36(5), 1987.","DOI":"10.1109\/TC.1987.1676939"},{"issue":"4","key":"1_CR7","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/71.219761","volume":"4","author":"W. J. Dally","year":"1993","unstructured":"W. J. Dally and H. Aoki. Deadlock-free adaptive routing in multicomputer networks usin g virtual channels. IEEE Transactions on Parallel and Distributed Systems, 4(4):466\u201374, April 1993.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"W. J. Dally, A. Chien, S. Fiske, W. Horwat, J. Keen, M. Larivee, R. Lethin, P. Nuth, S. Wills, P. Carrick, and G. Fyler. The J-Machine: A fine-grain concurrent computer. In Information Processing 89, Proceedings of the IFIP Congress, pages 1147\u20131153, August 1989.","DOI":"10.21236\/ADA211909"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"J. Duato. On the design of deadlock-free adaptive routing algorithms for multicomputers: design methodologies. In Proceedings of Parallel Architectures and Languages Europe, 1991.","DOI":"10.1007\/BFb0035117"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"C. Leiserson et al. The network architecture of the Connection Machine CM-5. In Proceedings of the Symposium on Parallel Algorithms and Architectures, 1992.","DOI":"10.1145\/140901.141883"},{"issue":"2","key":"1_CR11","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/214419.214422","volume":"4","author":"R. Fitzgerald","year":"1986","unstructured":"Robert Fitzgerald and Richard F. Rashid. The integration of virtual memory management and interprocess communication in accent. ACM Transactions on Computer Systems, 4(2):147\u201377, May 1986.","journal-title":"ACM Transactions on Computer Systems"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"G. Geist and V. Sunderam. The pvm system: Supercomputer level concurrent computation on a heterogeneous network of workstations. In Proceedings of the Sixth Distributed Memory Computers Conference, pages 258\u201361, 1991.","DOI":"10.1109\/DMCC.1991.633139"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"D. S. Henry and C. F. Joerg. A tightly-coupled processor-network interface. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages an Operating Systems, pages 111\u2013122, 1992.","DOI":"10.1145\/143365.143497"},{"key":"1_CR14","unstructured":"M. Homewood and M. McLaren. Meiko CS-2 interconnect Elan \u2014 Elite design. In Proceedings of the IEEE Hot Interconnects Symposium. IEEE TCMM, August 1993."},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"B. Horst. Massively-parallel systems you can trust. In Proceedings of COMPCON Spring '94. IEEE Computer Society, IEEE Press, February 1994.","DOI":"10.1109\/CMPCON.1994.282917"},{"key":"1_CR16","unstructured":"Intel Corporation. Paragon XP\/S Product Overview, 1991."},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"J. Kim, Z. Liu, and A. Chien. Compressionless routing: A framework for adaptive and fault-tolerant routing. In Proceedings of the International Symposium on Computer Architecture, April 1994.","DOI":"10.1109\/ISCA.1994.288141"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"S. Konstantinidou and L. Snyder. Chaos router: Architecture and performance. In Proceedings of the International Symposium on Computer Architecture, pages 212\u201321, 1991.","DOI":"10.1145\/115952.115974"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"J. Kubiatowicz and A. Agarwal. Anatomy of a message send in alewife. In Proceedings of the International Conference on Supercomputing, 1993.","DOI":"10.1145\/165939.165970"},{"key":"1_CR20","unstructured":"L. Ni and C. Glass. The turn model for adaptive routing. In Proceedings of the International Symposium on Computer Architecture, 1992."},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"J. A. Patel. Procesor-memory interconnections for multiprocessors. In Proceedings of the 6th Annual Symposium on Computer Architecture, pages 168\u2013177. IEEE Computer Society, IEEE Press, April 1979.","DOI":"10.1145\/800090.802906"},{"key":"1_CR22","unstructured":"C. Seitz and W. Su. A family of routing and communication chips based on the Mosaic. In Proceedings of the University of Washington Symposium on Integrated Systems, 1993."},{"key":"1_CR23","unstructured":"Thinking Machines Corporation, Cambridge, Massachusetts. Connection Machine CM-5, Technical Summary, November 1992."},{"key":"1_CR24","unstructured":"Thinking Machines Corporation, Cambridge, Massachusetts. CMMD Reference Manual, V3.0, May 1993."},{"key":"1_CR25","doi-asserted-by":"crossref","unstructured":"T. von Eicken, D. Culler, S. Goldstein, and K. Schauser. Active Messages: a mechanism for integrated communication and computation. In Proceedings of the International Symposium on Computer Architecture, 1992.","DOI":"10.1145\/139669.140382"},{"key":"1_CR26","doi-asserted-by":"crossref","unstructured":"M. Young, A. Tevanian, R. Rashid, D. Golub, J. Eppinger, J. Chew, W. Bolosky, D. Black, and R. Baron. The duality of memory and communication in the implementation of a multiprocessor operating system. In Proceedings of the Eleventh Symposium on Operating Systems Principles, pages 63\u201376. ACM, 1987.","DOI":"10.1145\/41457.37507"}],"container-title":["Lecture Notes in Computer Science","Parallel Computer Routing and Communication"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58429-3_24.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,31]],"date-time":"2021-12-31T02:09:44Z","timestamp":1640916584000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58429-3_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584292","9783540487876"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/3-540-58429-3_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}