{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:13:25Z","timestamp":1725664405461},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584308"},{"type":"electronic","value":"9783540487890"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58430-7_37","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T11:03:40Z","timestamp":1330254220000},"page":"414-425","source":"Crossref","is-referenced-by-count":0,"title":["Memory access synchronization in vector multiprocessors"],"prefix":"10.1007","author":[{"given":"Mateo","family":"Valero","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Montse","family":"Peiron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,3]]},"reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"J.W.C. Fu and J.H. Patel, \u201cData Prefetching in Multiprocessor Vector Cache Memories\u201d, Int. Symp. on Computer Architecture, pp. 54\u201363, 1991.","DOI":"10.1145\/115952.115959"},{"issue":"12","key":"37_CR2","doi-asserted-by":"crossref","first-page":"1411","DOI":"10.1109\/12.260632","volume":"42","author":"Q. Yang","year":"1993","unstructured":"Q. Yang, \u201cIntroducing a New Cache Design into Vector Computers\u201d, IEEE Trans. on Computers, vol. 42, no. 12, pp. 1411\u20131424, 1993.","journal-title":"IEEE Trans. on Computers"},{"key":"37_CR3","volume-title":"The Architecture of Pipelined Computers","author":"P.M. Kogge","year":"1981","unstructured":"P.M. Kogge, \u201cThe Architecture of Pipelined Computers\u201d, McGraw-Hill, New York, 1981."},{"issue":"12","key":"37_CR4","doi-asserted-by":"crossref","first-page":"1566","DOI":"10.1109\/T-C.1971.223171","volume":"20","author":"P. Budnik","year":"1971","unstructured":"P. Budnik and D. J. Kuck, \u201cThe Organization and Use of Parallel Memories\u201d, IEEE Trans. on Computers, vol. 20, no. 12, pp. 1566\u20131569, 1971.","journal-title":"IEEE Trans. on Computers"},{"key":"37_CR5","unstructured":"J. Frailong, W. Jalby and J. Lenfant, \u201cXOR-schemes: A Flexible Data Organization in Parallel Memories\u201d, Int. Conf. on Parallel Processing, pp. 276\u2013283, 1985."},{"key":"37_CR6","unstructured":"B.R. Rau, M.S. Schlansker and D.W.L. Yen, \u201cThe Cydra 5 Stride-Insensitive Memory System\u201d, Int. Conf. on Parallel Processing, pp. 242\u2013246, 1989."},{"key":"37_CR7","unstructured":"G.F. Pfister et al., \u201cThe IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture\u201d, Int. Conf. on Parallel Processing, pp. 764\u2013771, 1985."},{"key":"37_CR8","unstructured":"D.T. Harper III, \u201cAddress Transformations to Increase Memory Performance\u201d, Int. Conf. on Parallel Processing, pp. 237\u2013241, 1989."},{"key":"37_CR9","doi-asserted-by":"crossref","unstructured":"A. Seznec and J. Lenfant, \u201cInterleaved Parallel Schemes: Improving Memory Throughput on Supercomputers\u201d, Int. Symp. on Computer Architecture, pp. 246\u2013255, 1992.","DOI":"10.1145\/139669.140381"},{"key":"37_CR10","unstructured":"M. Peiron, M. Valero et al., \u201cSynchronized Access to Streams in Multiprocessors\u201d, IEEE Technical Committee on Computer Architecture Newsletter, pp. 37\u201341, Fall 1993."},{"key":"37_CR11","doi-asserted-by":"crossref","unstructured":"H. Shing and L.M. Ni, \u201cA Conflict-free Memory Design for Multiprocessors\u201d, Supercomputing91, pp. 46\u201355, 1991.","DOI":"10.1145\/125826.125868"},{"key":"37_CR12","doi-asserted-by":"crossref","unstructured":"M. Valero, T. Lang et al., \u201cIncreasing the Number of Strides for Conflict-Free Vector Access\u201d, Int. Symp. on Computer Architecture, pp. 372\u2013381, 1992.","DOI":"10.1145\/146628.140400"},{"key":"37_CR13","doi-asserted-by":"crossref","unstructured":"M. Peiron, M. Valero and E. Ayguad\u00e9, \u201cSynchronized Access to Streams in SIMD Vector Multiprocessors\u201d, Int. Conference on Supercomputing, 1994.","DOI":"10.1145\/181181.181204"},{"key":"37_CR14","unstructured":"M. Valero, M. Peiron and E. Ayguad\u00e9, \u201cOptimal Access to Streams in Multimodule Memories\u201d, DAC\/UPC Research Report 94\/01"}],"container-title":["Lecture Notes in Computer Science","Parallel Processing: CONPAR 94 \u2014 VAPP VI"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58430-7_37.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T16:20:48Z","timestamp":1605630048000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58430-7_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584308","9783540487890"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-58430-7_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}