{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:47:31Z","timestamp":1748335651485},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584308"},{"type":"electronic","value":"9783540487890"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58430-7_55","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T11:05:07Z","timestamp":1330254307000},"page":"628-639","source":"Crossref","is-referenced-by-count":9,"title":["Using sacks to organize registers in VLIW machines"],"prefix":"10.1007","author":[{"given":"Josep","family":"Llosa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose A. B.","family":"Fortes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,3]]},"reference":[{"key":"55_CR1","unstructured":"DECchip 21064-AA Microprocessor Hardware Reference Manual, Digital Equipment Corporation, 1992."},{"key":"55_CR2","unstructured":"MIPS R4000 Microprocessor User's Manual, Mips Computer Systems Inc., 1991."},{"key":"55_CR3","unstructured":"Steven W. White and Sudhir Dhawan. POWER2: Next generation of the RISC System\/6000 family. In IBM RISC System\/6000 Technology: Volume II. IBM Corporation, 1993."},{"key":"55_CR4","unstructured":"Peter Yan-Tek Hsu. Silicon graphics TFP micro-supercomputer chipset. In Hot Chips V, August 1993."},{"key":"55_CR5","doi-asserted-by":"crossref","unstructured":"Monica Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Proceedings of the SIGPLAN'88 Conference on Programming Language Design and Implementation, pages 318\u2013328, June 1988.","DOI":"10.1145\/53990.54022"},{"key":"55_CR6","doi-asserted-by":"crossref","unstructured":"S. Jain. Circular scheduling: A new technique to perform software pipelining. In Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, pages 219\u2013228, June 1991.","DOI":"10.1145\/113445.113464"},{"key":"55_CR7","doi-asserted-by":"crossref","unstructured":"B.R. Rau and C.D. Glaeser. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In Proceedings of the 14th Annual Microprogramming Workshop, pages 183\u2013197, October 1981.","DOI":"10.1145\/1014192.802449"},{"key":"55_CR8","doi-asserted-by":"crossref","unstructured":"William Mangione-Smith, Santosh G. Abraham, and Edward S. Davidson. Register requirements of pipeline processors. In Int. Conference on Supercomputing, pages 260\u2013246, July 1992.","DOI":"10.1145\/143369.143419"},{"key":"55_CR9","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.19820","volume":"22","author":"B. R. Rau","year":"1989","unstructured":"B. Ramakrishna Rau, David W.L. Yen, Wei Yen, and Ross A. Towle. The cydra 5 departmental supercomputer: design philosophies, decisions and trade-offs. In IEEE Computer Vol. 22, pages 12\u201335, January 1989.","journal-title":"IEEE Computer"},{"issue":"4","key":"55_CR10","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1145\/357401.357403","volume":"2","author":"J.E. Smith","year":"1984","unstructured":"J.E. Smith. Decoupled access\/execute computer architecture. ACM Transactions on Computer Systems, 2(4):289\u2013308, November 1984.","journal-title":"ACM Transactions on Computer Systems"},{"key":"55_CR11","doi-asserted-by":"crossref","unstructured":"J.C Dehnert, P.Y.T. Hsu, and J.P. Bratt. Overlapped loop support in the cydra 5. In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pages 26\u201338, 1989.","DOI":"10.1145\/70082.68185"},{"key":"55_CR12","doi-asserted-by":"crossref","unstructured":"B.R. Rau, M. Lee, P. Tirumalai, and P. Schlansker. Register allocation for software pipelined loops. In Proceedings of the ACM SIGPLAN'92 Conference on Programming Language Design and Implementation, pages 283\u2013299, June 1992.","DOI":"10.1145\/143095.143141"},{"key":"55_CR13","unstructured":"M. Berry, D. Chen, P. Koss, and D. Kuck. The Perfect Club benchmarks: Effective performance evaluation of supercomputers. Technical Report 827, Center for Supercomputing Research and Development, November 1988."},{"key":"55_CR14","unstructured":"Michael R. Garey and David S. Johnson. Computers and Intractability: A guide to the Theory of NP-Completeness. W.H.Freeman and Company, 1979."},{"key":"55_CR15","doi-asserted-by":"crossref","unstructured":"J. Llosa and al. Using Sacks to organize register files in VLIW machines. Technical Report RR-94\/06, Universitat Politecnica de Catalunya, 1994.","DOI":"10.1007\/3-540-58430-7_55"},{"key":"55_CR16","unstructured":"J. Llosa, M. Valero, E. Ayguade, and J. Labarta. Register requirements of pipelined loop and their effect on performance. To appear in 2nd Int. Workshop on Massive Parallelism: Hardware Software and Applications, October 1994."}],"container-title":["Lecture Notes in Computer Science","Parallel Processing: CONPAR 94 \u2014 VAPP VI"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58430-7_55.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T16:20:53Z","timestamp":1605630053000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58430-7_55"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584308","9783540487890"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-58430-7_55","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}