{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:13:51Z","timestamp":1725664431208},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540584308"},{"type":"electronic","value":"9783540487890"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/3-540-58430-7_66","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T16:06:01Z","timestamp":1330272361000},"page":"761-772","source":"Crossref","is-referenced-by-count":2,"title":["Optimization of diagnostic examination"],"prefix":"10.1007","author":[{"given":"Roman","family":"Trobec","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Izidor","family":"Jerebic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,3]]},"reference":[{"key":"66_CR1","doi-asserted-by":"crossref","unstructured":"S. Yalamanchili, J. K. Aggarwal, \u201dReconfiguration Strategies for Parallel Architectures\u201d, IEEE Computer, December 1985, pp. 44\u201351.","DOI":"10.1109\/MC.1985.1662776"},{"issue":"No.5","key":"66_CR2","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1109\/PROC.1986.13532","volume":"74","author":"I. Koren","year":"1986","unstructured":"I. Koren, D. K. Pradhan, \u201dYield and Performance Enhancement Through Redundancy in VLSI and WSI Multiprocessor Systems\u201d, Proceeding of the IEEE, Vol. 74, No. 5, May 1986, pp. 699\u2013711.","journal-title":"Proceeding of the IEEE"},{"issue":"No.4","key":"66_CR3","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1109\/12.21147","volume":"38","author":"M. Wang","year":"1989","unstructured":"M. Wang, M. Cutler, S. Y. H. Su, \u201dReconfiguration of VLSI\/WSI Mesh Array Processors with Two-Level Redundancy\u201d, IEEE Transactions on Computers, Vol. 38, No. 4, April 1989, pp. 547\u2013554.","journal-title":"IEEE Transactions on Computers"},{"issue":"No.1","key":"66_CR4","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/12.123383","volume":"41","author":"K. P. Belkhale","year":"1992","unstructured":"K. P. Belkhale, P. Banerjee, \u201dReconfiguration Strategies for VLSI Processor Arrays and Trees Using a Modified Diogenes Approach\u201d, IEEE Transactions on Computers, Vol. 41, No. 1, Jan. 1992, pp. 83\u201396.","journal-title":"IEEE Transactions on Computers"},{"key":"66_CR5","doi-asserted-by":"crossref","unstructured":"R. Negrini, M. Sami, R. Stefanelli, \u201dFault Tolerance Techniques for Array Structures Used in Supercomputing\u201d, IEEE Computer, February 1986, pp. 78\u201387.","DOI":"10.1109\/MC.1986.1663151"},{"key":"66_CR6","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1016\/0165-6074(89)90221-4","volume":"No. 25","author":"R. Trobec","year":"1989","unstructured":"R. Trobec, L. Gyergyek, J. Korenini, \u201dTwo-Dimensional Parallel System Diagnostic\u201d, Microprocessing and Microprogramming, No. 25, 1989, pp. 353\u2013358.","journal-title":"Microprocessing and Microprogramming"},{"key":"66_CR7","doi-asserted-by":"crossref","unstructured":"P. Banerjee, J. A. Abraham, \u201dFault-Secure Algorithms for Multiple-Processors Systems\u201d, Proc. of the Inter. Conf. on Computer Architecture, June 1984, pp. 147\u2013154.","DOI":"10.1145\/800015.808196"},{"key":"66_CR8","unstructured":"R. Trobec, I. Jerebic, \u201dDistributed local diagnostics in massively parallel systems\u201d, submitted for publication in the IEEE Transactions on Parallel and Distributed Systems, 1993."},{"key":"66_CR9","doi-asserted-by":"crossref","DOI":"10.1002\/9781118033104","volume-title":"Graph: Theory and Algorithms","author":"K. Thulasiraman","year":"1992","unstructured":"K. Thulasiraman, M. N. S. Swamy, \u201dGraph: Theory and Algorithms\u201d, John Wiley & Sons, Inc., New York, 1992."},{"key":"66_CR10","unstructured":"\u201dHandbook of Reliability Data\u201d, British Telecom, Materials and Components Centre, 4-th Issue, 1986."}],"container-title":["Lecture Notes in Computer Science","Parallel Processing: CONPAR 94 \u2014 VAPP VI"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58430-7_66.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:20:57Z","timestamp":1605648057000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58430-7_66"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9783540584308","9783540487890"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/3-540-58430-7_66","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1994]]}}}