{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T19:52:35Z","timestamp":1743018755339,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540588672"},{"type":"electronic","value":"9783540491330"}],"license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-58867-1_52","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T16:52:32Z","timestamp":1330275152000},"page":"131-149","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Statecharts"],"prefix":"10.1007","author":[{"given":"Werner","family":"Damm","sequence":"first","affiliation":[]},{"given":"Hardi","family":"Hungar","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Kelb","sequence":"additional","affiliation":[]},{"given":"Rainer","family":"Schl\u00f6r","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,7]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"E.M. Clarke, E.A. Emerson and A.P. Sistla. Automatic Verification of Finite State Concurrent Systems Using Temporal Logic Specifications: A Practical Approach. In Proceedings of the 10th ACM Symposium on Principles of Programming Languages, 1983, pp. 117\u2013126.","DOI":"10.1145\/567067.567080"},{"key":"8_CR2","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1016\/0167-6423(87)90035-9","volume":"8","author":"D. Harel","year":"1987","unstructured":"D. Harel. Statecharts: A Visual Formalism for Complex Systems. Science of Computer Programming, vol. 8, 1987, pp. 231\u2013274.","journal-title":"Science of Computer Programming"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Z. Manna and A. Pnueli. Models for reactivity. Acta Informatica, 1993, to appear.","DOI":"10.21236\/ADA266419"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"J. R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill and J. Hwang. Symbolic Model Checking: 1020 States and Beyond. In Proceedings of the Fifth Annual Conference on Logic in Computer Science, Jun 1990, pp. 428\u2013439.","DOI":"10.1109\/LICS.1990.113767"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Z. Manna and A. Pnueli. Verifying Hybrid Systems. In Proc. Workshop on Hybrid Systems, LNCS, Springer Verlag, 1993.","DOI":"10.1007\/3-540-57318-6_22"},{"key":"8_CR6","unstructured":"Werner Damm, Bernhard Josko and Rainer Schl\u00f6r. System-Level Verification of VHDL-based Hardware Designs. In Specification and Validation Methods for Programming Languages and Systems. Oxford University Press, 1993, to appear."},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Rainer Schl\u00f6r and Werner Damm. Specification and verification of system-level hardware designs using timing diagrams. In The European Conference on Design Automation with the European Event in ASIC Design, 1993, pp. 518\u2013524.","DOI":"10.1109\/EDAC.1993.386409"},{"key":"8_CR8","volume-title":"Case Study Production Cell: Task Definition","author":"T. Lindner","year":"1993","unstructured":"Th. Lindner. Case Study Production Cell: Task Definition. Forschungszentrum Informatik, Haid-und-Neu-Strasse 10\u201314, 76131 Karlsruhe, Germany, 1993."},{"key":"8_CR9","volume-title":"Technical report","author":"M. Hansen","year":"1993","unstructured":"M. Hansen and E.-R. Olderog. Constructing Circuits from Decidable Duration Calculus. Technical report, University of Oldenburg, 26111 Oldenburg, Germany, 1993."},{"key":"8_CR10","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1016\/0165-6074(93)90197-S","volume":"38","author":"J. Helbig","year":"1993","unstructured":"J. Helbig, R. Schl\u00f6r, W. Damm, G. Doehmen and P. Kelb. VHDL\/S \u2014 integrating Statecharts, timing diagrams, and VHDL. Microprocessing and Microprogramming 38, 1993, pp. 571\u2013580.","journal-title":"Microprocessing and Microprogramming"},{"key":"8_CR11","unstructured":"J. Helbig and P. Kelb. An OBDD-Representation of Statecharts. EDAC, 1994, to appear."},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"R.E. Bryant. Graph-based algorithms for boolean function manipulation. In IEEE Transactions on Computer, C-35(8), 1986.","DOI":"10.1109\/TC.1986.1676819"}],"container-title":["Lecture Notes in Computer Science","Formal Development of Reactive Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-58867-1_52","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:40:16Z","timestamp":1742596816000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-58867-1_52"}},"subtitle":["Using graphical specification languages and symbolic model checking in the verification of a production cell"],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540588672","9783540491330"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-58867-1_52","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]},"assertion":[{"value":"7 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}