{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:10:25Z","timestamp":1725664225092},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540590477"},{"type":"electronic","value":"9783540491774"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-59047-1_39","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T17:01:07Z","timestamp":1330275667000},"page":"1-12","source":"Crossref","is-referenced-by-count":7,"title":["Benchmark-circuits for hardware-verification"],"prefix":"10.1007","author":[{"given":"Thomas","family":"Kropf","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"1_CR1","unstructured":"F. Brglez, P. Pownall, and R. Hum. Accelerating ATPG and fault grading via testability analysis. In International Symposium on Circuits and Systems, 1985."},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski. Combinational profiles of sequential benchmark circuits. In International Symposium on Circuits and Systems, May 1989.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"1_CR3","volume-title":"Technical Report ECE-DDE-91-11","author":"R. Vemuri","year":"1991","unstructured":"R. Vemuri, J. Roy, P. Mamtora, and N. Kumar. Benchmarks for high-level synthesis. Technical Report ECE-DDE-91-11, Laboratory for Digital Design Environments, ECE Dept., University of Cincinnati, Ohio, USA, November 1991."},{"key":"1_CR4","volume-title":"Technical Report 546","author":"J.-L. Paillet","year":"1985","unstructured":"J.-L. Paillet. Un Modele de Fonctions Sequentielles pour la Verification Formelle de Systemes Digitaux. Technical Report 546, IMAG-ARTEMIS, Grenoble, June 1985."},{"key":"1_CR5","unstructured":"L. Claesen, editor. International Workshop on Applied Formal Methods for VLSI Design, Leuven, Belgium, 1990."},{"key":"1_CR6","unstructured":"J. Staunstrup. IFIP WG 10.2 collection of circuit verification examples, November 1993."},{"key":"1_CR7","unstructured":"CADENCE Design Framework II version 4.2a. Reference Manual, February 1992."},{"key":"1_CR8","volume-title":"Computer Architecture: A quantitative Approach","author":"J.L. Hennessy","year":"1990","unstructured":"J.L. Hennessy and D.A. Patterson. Computer Architecture: A quantitative Approach. Morgan Kaufmann Publishers Inc., San Mateo, CA, USA, 1990."},{"key":"1_CR9","volume-title":"The TPTP (Thousands of Problems for Theorem Provers) Problem Library","author":"C. Suttner","year":"1993","unstructured":"C. Suttner, G. Sutcliff, and T. Yemenis. The TPTP (Thousands of Problems for Theorem Provers) Problem Library. TU Muenchen, Germany and James Cook University, Australia, via anonymous ftp flop.informatik.tu-muenchen.de, tptpv 1.0.0 edition, 1993.","edition":"tptpv 1.0.0 edi"}],"container-title":["Lecture Notes in Computer Science","Theorem Provers in Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-59047-1_39.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:22:22Z","timestamp":1619572942000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-59047-1_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540590477","9783540491774"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-59047-1_39","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}