{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T23:10:16Z","timestamp":1742598616969,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540590477"},{"type":"electronic","value":"9783540491774"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-59047-1_47","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T17:01:37Z","timestamp":1330275697000},"page":"146-164","source":"Crossref","is-referenced-by-count":2,"title":["Mechanized verification of speed-independence"],"prefix":"10.1007","author":[{"given":"Michael","family":"Kishinevsky","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00f8rgen","family":"Staunstrup","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"issue":"3","key":"9_CR1","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1016\/0167-9260(92)90033-U","volume":"13","author":"P.A. Beerel","year":"1992","unstructured":"P.A. Beerel and T.H.-Y. Meng. Semi-modularity and testability of speed-independent circuits. Integration, the VLSI journal, 13(3):301\u2013322, September 1992.","journal-title":"Integration, the VLSI journal"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"K. Mani Chandy and Jajadev Misra. Parallel Program Design: A Foundation. Addison-Wesley, 1988.","DOI":"10.1007\/978-1-4613-9668-0_6"},{"key":"9_CR3","volume-title":"An ACM Distinguished Dissertation","author":"D.L. Dill","year":"1988","unstructured":"D.L. Dill. Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits. The MIT Press, Cambridge, Mass., 1988. An ACM Distinguished Dissertation 1988."},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Jo C. Ebergen and S. Gingras. A verifier for network decompositions of command-based specifications. In Proc. Hawaii International Conf. System Sciences, pages 310\u2013318. IEEE Computer Society Press, 1993.","DOI":"10.1109\/HICSS.1993.270634"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Jo C. Ebergen and Ad M. G. Peeters. Design and analysis of delay-insensitive modulo-N counters. Formal Methods in System Design, 3(3), December 1993.","DOI":"10.1007\/BF01384074"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"R.W. Floyd. Assigning meanings to programs. In J.T. Schwartz, editor, Proceedings of the Symposium in Applied Mathematics, volume 19, pages 19\u201332. American Mathematical Society, 1967.","DOI":"10.1090\/psapm\/019\/0235771"},{"key":"9_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-2704-5","volume-title":"Larch: Languages and Tools for Formal Specification","author":"John V. Guttag","year":"1993","unstructured":"John V. Guttag, James J. Horning with S.J. Garland, K.D. Jones, A. Modet, and J.M. Wing. Larch: Languages and Tools for Formal Specification. Springer-Verlag Texts and Monographs in Computer Science, 1993. ISBN 0-387-94006-5, ISBN 3-540-94006-5."},{"key":"9_CR8","unstructured":"M. A. Kishinevsky, A. Y. Kondratyev, A. R. Taubin, and V. I. Varshavsky. Concurrent Hardware. The Theory and Practice of Self-Timed Design. John Wiley and Sons Ltd., 1994."},{"key":"9_CR9","unstructured":"Michael Kishinevsky and J\u00f8rgen Staunstrup. Checking speed-independence of high-level designs. In Proceedings of the Symposium on Advanced Reserch in Asynchronous Cirsuits and Systems, Utah, USA, November 1994. to appear."},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"L. Lavagno and A. Sangiovanni-Vincentelli. Algorithms for synthesis and testing of asynchronous circuits. Kluwer Academic Publishers, 1993.","DOI":"10.1007\/978-1-4615-3212-5"},{"issue":"4","key":"9_CR11","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1145\/71317.71324","volume":"17","author":"A. J. Martin","year":"1989","unstructured":"Alain J. Martin, Steven M. Burns, T. K. Lee, Drazen Borkovic, and Pieter J. Hazewindus. The first asynchronous microprocessor: the test results. Computer Architecture News, 17(4):95\u2013110, June 1989.","journal-title":"Computer Architecture News"},{"key":"9_CR12","unstructured":"Niels Mellergaard. Mechanized Design Verification. PhD thesis, Department of Computer Science, Technical University of Denmark, 1994."},{"key":"9_CR13","unstructured":"D. E. Muller and W. C. Bartky. A theory of asynchronous circuits. In Annals of Computing Laboratory of Harvard University, pages 204\u2013243, 1959."},{"key":"9_CR14","unstructured":"David E. Muller. Asynchronous logics and application to information processing. In H. Aiken and W. F. Main, editors, Proc. Symp. on Application of Switching Theory in Space Technology, pages 289\u2013297. Stanford University Press, 1963."},{"key":"9_CR15","unstructured":"Christian D. Nielsen. Performance Aspects of Delay-Insensitive Design. PhD thesis, Technical University of Denmark, 1994."},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"J\u00f8rgen Staunstrup. A Formal Approach to Hardware Design. Kluwer Academic Publishers, 1994.","DOI":"10.1007\/978-1-4615-2764-0"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"J\u00f8rgen Staunstrup and Niels Mellergaard. Localized verification of modular designs. Formal Methods in System Design, 1994. accepted for publication.","DOI":"10.1007\/BF01384501"},{"key":"9_CR18","first-page":"88","volume":"37","author":"K. Berkel van","year":"1994","unstructured":"Kees van Berkel, Ronan Burgess, Joep Kessels, Ad Peeters, Marly Roncken, and Frits Schalij. A Fully-Asynchronous Low-Power Error Corrector for the DCC Player. In ISSCC 1994 Digest of Technical Papers, volume 37, pages 88\u201389, San Francisco, 1994.","journal-title":"ISSCC 1994 Digest of Technical Papers"}],"container-title":["Lecture Notes in Computer Science","Theorem Provers in Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-59047-1_47.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:42:56Z","timestamp":1742596976000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-59047-1_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540590477","9783540491774"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-59047-1_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}