{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:21:37Z","timestamp":1725664897424},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540594970"},{"type":"electronic","value":"9783540492887"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-59497-3_239","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T17:26:45Z","timestamp":1330277205000},"page":"689-695","source":"Crossref","is-referenced-by-count":0,"title":["Low-cost accelerator for the simulation of Cellular Neural Networks"],"prefix":"10.1007","author":[{"given":"A.","family":"Torralba","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"91_CR1","doi-asserted-by":"crossref","first-page":"1257","DOI":"10.1109\/31.7600","volume":"35","author":"L.O. Chua","year":"1988","unstructured":"Chua, L.O. and Yang. L. Cellular Neural Networs: Theory. Trans. on Circuits and Systems, 35 (1988), pp. 1257\u20131272.","journal-title":"Trans. on Circuits and Systems"},{"key":"91_CR2","doi-asserted-by":"crossref","first-page":"1273","DOI":"10.1109\/31.7601","volume":"35","author":"L.O. Chua","year":"1988","unstructured":"Chua, L.O. and Yang, L. Cellular Neural Networs: Applications. Trans. on Circuits and Systems, 35 (1988), pp. 1273\u20131290.","journal-title":"Trans. on Circuits and Systems"},{"key":"91_CR3","doi-asserted-by":"crossref","unstructured":"Yang, L., Chua, L.O. and Krieg, K.R. VLSI Implementation of Cellular Neural Networks. Proc. Int. Symp. on Circuits and Systems, IEEE, 1990, pp. 2425\u20132427.","DOI":"10.1109\/ISCAS.1990.112500"},{"key":"91_CR4","doi-asserted-by":"crossref","unstructured":"Roska, T. A Hardware accelerator board for cellular neural networks: CNN-HAC. Proc. First Cellular Neural Networks & Applications International Workshop. IEEE, 1990, pp. 160\u2013168.","DOI":"10.1109\/CNNA.1990.207520"},{"key":"91_CR5","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/72.129419","volume":"3","author":"H. Harrer","year":"1992","unstructured":"Harrer, H., Nossek, J.A. and Stelzl, R. An Analog Implementation of Discrete-Time Cellular Neural Networks. Trans. on Neural Networks, 3, (1992), pp. 466\u2013477.","journal-title":"Trans. on Neural Networks"},{"key":"91_CR6","doi-asserted-by":"crossref","unstructured":"Vittoz, E. Analog VLSI Implementation of Neural Networks. Proc. Int. Symp. on Circuits and Systems, IEEE, 1990, pp. 2524\u20132527.","DOI":"10.1109\/ISCAS.1990.112524"},{"key":"91_CR7","doi-asserted-by":"crossref","unstructured":"Rodr\u00edgnez V\u00e1zquez, A., Dom\u00ednguez-Castro, R. and Huertas, J.L. Accurate Design of Analog CNN in CMOS Digital Technologies. Proc. First Cellular Neural Networks & Applications International Workshop, IEEE, 1990, pp. 273\u2013280.","DOI":"10.1109\/CNNA.1990.207532"},{"key":"91_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4899-0393-8","volume-title":"Modern Cellular Automata. Theory and Applications","author":"K. Preston","year":"1984","unstructured":"Preston, K. and Duff, M.J.B. Modern Cellular Automata. Theory and Applications. Plenum Press, N.Y., 1984."},{"key":"91_CR9","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/1763.001.0001","volume-title":"Cellular Automata Machines","author":"T. Toffoli","year":"1987","unstructured":"Toffoli, T. and Margolus, N. Cellular Automata Machines. MIT Press, Cambridge, Massachussets, 1987."},{"key":"91_CR10","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1093\/comjnl\/30.5.413","volume":"30","author":"B.M. Forrest","year":"1987","unstructured":"Forrest, B.M., Roweth D., Stroud N., Wallace, D.J., and Wilson, G.V. Implementing neural network models on parallel computers. Comput. J. 30 (1987), pp. 413\u2013419.","journal-title":"Comput. J."},{"key":"91_CR11","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1109\/ICNN.1988.23922","volume":"II","author":"D.A. Pomerleau","year":"1988","unstructured":"Pomerleau, D.A., Gsciora, G.S., Touretzky, D.S., and Kung, H.T. Neural network simulation at warp speed: How we get 17 million connections per second. Proc. Int. Conf. on Neural Networks, IEEE, July 1988, Vol. II, pp. 143\u2013150.","journal-title":"Proc. Int. Conf. on Neural Networks, IEEE"},{"key":"91_CR12","doi-asserted-by":"crossref","unstructured":"Kung, S.Y., and Hwang, J.N. A unified systolic architecture for artifical neural nets. Proc. Int. Conf. on Systolic Arrays, IEEE, 1988, pp. 163\u2013174.","DOI":"10.1109\/ARRAYS.1988.18057"},{"key":"91_CR13","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1016\/0743-7315(89)90063-4","volume":"6","author":"J. Ghosh","year":"1989","unstructured":"Ghosh, J., and Hwang, K. Mapping neural networks onto message-passing multicomputers. J. Parallel Distrib. Comput. 6, (1989), 221\u2013230.","journal-title":"J. Parallel Distrib. Comput."},{"key":"91_CR14","doi-asserted-by":"crossref","first-page":"1390","DOI":"10.1109\/12.106224","volume":"40","author":"W.M. Lin","year":"1991","unstructured":"Lin, W.M., Prasanna Kumar, V.K., and Wojtek Przytula, K. Algorithmic mapping of neural network models onto parallel SIMD machines. Trans. Comput., 40, (Dec. 1991), pp. 1390\u20131401.","journal-title":"Trans. Comput."},{"key":"91_CR15","doi-asserted-by":"crossref","unstructured":"James, Mark, and Hoang, D. Design of low-cost, real-time simulation systems for large neural networks. J. Parallel Distrib. Comput., 14, 221\u2013235.","DOI":"10.1016\/0743-7315(92)90065-U"},{"key":"91_CR16","doi-asserted-by":"crossref","unstructured":"Chu, L.-C., and Wah, B.W. Optimal mapping of neural-network learning on message-passing multicomputers. J. Parallel Distrib. Comput., 14, 319\u2013339.","DOI":"10.1016\/0743-7315(92)90071-T"},{"key":"91_CR17","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TC.1986.1676652","volume":"35","author":"D.I.M. Moldovan","year":"1986","unstructured":"Moldovan, D.I.M. and Fortes, J.A.B. Partitioning and mapping of algorithms into fixed size systolic arrays. Trans. on Comput., 35 (1986), pp. 1\u201312.","journal-title":"Trans. on Comput."},{"key":"91_CR18","volume-title":"VLSI Processor Arrays","author":"S.Y. Kung","year":"1987","unstructured":"Kung. S.Y. VLSI Processor Arrays. Prentice-Hall, Englewood-Cliffs, N.J., 1987."},{"key":"91_CR19","doi-asserted-by":"crossref","unstructured":"Lougheed, R.M. and McCubbrey, D.L. The Cytocomputer: A practical pipelined image processor, in: Proc. 7th. Ann. Int. Symp. on Computer Architecture, 1980, pp. 271\u2013277.","DOI":"10.1145\/800053.801935"},{"key":"91_CR20","unstructured":"INMOS. The transputer family 1987. 1987."},{"key":"91_CR21","doi-asserted-by":"crossref","unstructured":"Nordstr\u00f6m, T. and Svensson, B. Using and Designing Massively Parallel Computers for Artificial Neural Networks\u201d. J. Parallel Distrib. Comput.. 14, pp. 260\u2013285.","DOI":"10.1016\/0743-7315(92)90068-X"}],"container-title":["Lecture Notes in Computer Science","From Natural to Artificial Neural Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-59497-3_239.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:28:45Z","timestamp":1619573325000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-59497-3_239"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540594970","9783540492887"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-59497-3_239","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}