{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:20:22Z","timestamp":1725664822762},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540594970"},{"type":"electronic","value":"9783540492887"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-59497-3_253","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T17:22:16Z","timestamp":1330276936000},"page":"800-806","source":"Crossref","is-referenced-by-count":3,"title":["A massively parallel neurocomputer with a reconfigurable arithmetical unit"],"prefix":"10.1007","author":[{"given":"Alfred","family":"Strey","sequence":"first","affiliation":[]},{"given":"Narcis","family":"Avellana","sequence":"additional","affiliation":[]},{"given":"Raul","family":"Holgado","sequence":"additional","affiliation":[]},{"given":"J. Alberto","family":"Fern\u00e1ndez","sequence":"additional","affiliation":[]},{"given":"Ramon","family":"Capillas","sequence":"additional","affiliation":[]},{"given":"Elena","family":"Valderrama","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"105_CR1","unstructured":"Avellana, N., Carrabina, J., Lisa, F., Reyes, M., and Valderrama, E. \u201cUnidad aritmetica con paralelismo configurable para emular redes neuronales. In IX Congreso de diseno de Circuitos Integrados (Gran Canarias, Spain, 1994)."},{"key":"105_CR2","unstructured":"Avellana, N., Carrabina, J., Rabaneda, L., and Valderrama, E. Experience on the development of a neuroemulator system. In Fifth Eurochip Workshop on VLSI Training (Dresden, Germany, 1994)."},{"key":"105_CR3","doi-asserted-by":"crossref","unstructured":"Hammerstrom, D. A VLSI Architecture for High-Performance, Low-Cost, On-chip Learning. In Proc. IJCNN (San Diego, 1990), pp. 537\u2013543.","DOI":"10.1109\/IJCNN.1990.137621"},{"key":"105_CR4","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1109\/12.210171","volume":"42","author":"J. Holt","year":"1993","unstructured":"Holt, J., and Hwang, J. Finite precision error analysis of neural networks hardware implementations. IEEE Transactions on Computers\n42 (1993), 281\u2013290.","journal-title":"IEEE Transactions on Computers"},{"key":"105_CR5","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1016\/0743-7315(92)90067-W","volume":"14","author":"N. Morgan","year":"1992","unstructured":"Morgan, N., Beck, J., Kohn, P., Bilmes, J., Allman, E., and Beer, J. The Ring Array Processor: A Multiprocessing Peripheral for Connectionist Applications. Journal of Parallel and Distributed Computing\n14 (1992), 248\u2013259.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"105_CR6","doi-asserted-by":"publisher","first-page":"306","DOI":"10.1016\/0743-7315(92)90070-4","volume":"14","author":"U. Ramacher","year":"1992","unstructured":"Ramacher, U. Synapse \u2014 A Neurocomputer that Synthesizes Neural Algorithms on a Parallel Systolic Engine. Journal of Parallel and Distributed Computing\n14 (1992), 306\u2013318.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"105_CR7","doi-asserted-by":"crossref","unstructured":"Riedmiller, M., and Braun, H. A direct adaptive method for faster backpropagation learning: The RPROP algorithm. In IEEE International Conference on Neural Networks (ICNN) (1993), H. Ruspini, Ed., pp. 586\u2013591.","DOI":"10.1109\/ICNN.1993.298623"},{"issue":"5","key":"105_CR8","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1016\/0893-6080(90)90006-7","volume":"3","author":"T. Tollenaere","year":"1990","unstructured":"Tollenaere, T. SuperSAB: Fast adaptive backpropagation with good scaling properties. Neural Networks\n3, 5 (1990), 561\u2013573.","journal-title":"Neural Networks"},{"key":"105_CR9","doi-asserted-by":"crossref","unstructured":"Viredaz, M. MANTRA I: An SIMD Processor Array for Neural Computation. In Euro-ARCH '93 (1993), P. Spies, Ed., Springer-Verlag, pp. 99\u2013110.","DOI":"10.1007\/978-3-642-78565-8_8"}],"container-title":["Lecture Notes in Computer Science","From Natural to Artificial Neural Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-59497-3_253.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:28:48Z","timestamp":1619573328000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-59497-3_253"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540594970","9783540492887"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-59497-3_253","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}