{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:19:26Z","timestamp":1725664766839},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540594970"},{"type":"electronic","value":"9783540492887"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-59497-3_255","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T17:22:05Z","timestamp":1330276925000},"page":"815-821","source":"Crossref","is-referenced-by-count":1,"title":["A VLSI current mode synapse chip"],"prefix":"10.1007","author":[{"given":"David J.","family":"Mayes","sequence":"first","affiliation":[]},{"given":"Alister","family":"Hamilton","sequence":"additional","affiliation":[]},{"given":"Jean E.","family":"Louvet","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"issue":"No.3","key":"107_CR1","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1109\/72.129411","volume":"3","author":"A. Hamilton","year":"1992","unstructured":"HAMILTON, A., MURRAY, A. F., BAXTER D. J., CHURCHER, S., REEKIE, H. M., and TARASSENKO, L.: \u2018Integrated pulse-stream neural networks \u2014 results, issues and pointers', IEEE Transactions on Neural Networks, Vol. 3, No. 3, 1992, pp. 385\u201393.","journal-title":"IEEE Transactions on Neural Networks"},{"key":"107_CR2","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MASSP.1987.1165576","volume":"4","author":"R. P. Lippmann","year":"1987","unstructured":"LIPPMANN, R. P.: \u2018An introduction to computing with neural nets', IEEE ASSP Magazine, 1987, Vol. 4, pp. 4\u201322.","journal-title":"IEEE ASSP Magazine"},{"issue":"No.3","key":"107_CR3","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/40.285221","volume":"14","author":"M. Verleysen","year":"1994","unstructured":"VERLEYSEN, M., THISSEN, P., VOZ, J-L., and MADRENAS, J.: \u2018An analog processor architecture for a neural network classifier', IEEE Micro, Vol. 14, No. 3, June 1994, pp. 16\u201328.","journal-title":"IEEE Micro"},{"key":"107_CR4","first-page":"297","volume-title":"Analogue IC design: the current-mode approach","author":"E. A. Vittoz","year":"1990","unstructured":"VITTOZ, E. A., and WEGMANN, G.: \u2018Dynamic current mirrors\u2019 in TOUMAZOU, C., LIDGEY, F. J., and HAIGH, D. G. (Eds.), \u2018Analogue IC design: the current-mode approach\u2019 (Peter Peregrinus Ltd., London, 1990), pp.297\u2013326."},{"key":"107_CR5","unstructured":"HAMILTON, A.: 'synaptic weight representation in pulsed neural network VLSI: Voltage or Current ?', Proc. of Int. Conf. on Neural Information Processing, Seoul 1994, pp.353\u20138."}],"container-title":["Lecture Notes in Computer Science","From Natural to Artificial Neural Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-59497-3_255.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:28:49Z","timestamp":1619573329000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-59497-3_255"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540594970","9783540492887"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-59497-3_255","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}