{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:08:38Z","timestamp":1725664118188},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540602941"},{"type":"electronic","value":"9783540447863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60294-1_100","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T18:09:09Z","timestamp":1330279749000},"page":"78-85","source":"Crossref","is-referenced-by-count":0,"title":["Extending DSP-boards with FPGA-based structures of interconnection"],"prefix":"10.1007","author":[{"given":"Peter","family":"Schulz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"8_CR1","unstructured":"AT&T: \u201cWE DSP32C Digital Signal Processor Information Manual\u201d-1990"},{"key":"8_CR2","unstructured":"AT&T: \u201cWE DSP32 and DSP32C Support Software Library \u2014 User Manual\u201d-1988"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"J. Beck, N. Morgan, E. Allman, J. Beer: \u201cA Multi-DSP Ring Array for Connectionist Simulations\u201d, 23. Annual Asilomar Conf. on Signals, Systems and Computers, Pacific Grove, 1989","DOI":"10.1109\/ACSSC.1989.1200742"},{"key":"8_CR4","unstructured":"Burr-Brown: \u201cZPB 3200\/3210 User's Manual\u201d-1990"},{"key":"8_CR5","volume-title":"\u201cEntwicklung eines Hard-und Softwareinterfaces zur Konfiguration SRAM-basierter FPGAs in VMEbus-Systemen\u201d \u2014 internal report","author":"A. Erdbr\u00fcgger","year":"1994","unstructured":"A. Erdbr\u00fcgger: \u201cEntwicklung eines Hard-und Softwareinterfaces zur Konfiguration SRAM-basierter FPGAs in VMEbus-Systemen\u201d \u2014 internal report, Laboratory of Electrical Measurement Engineering, University of the Federal Armed Forces at Hamburg, Hamburg 1994"},{"key":"8_CR6","volume-title":"\u201cEntwicklung FPGA-basierter Kommunikationsstrukturen f\u00fcr einen DSP-Parallel-rechner\u201d \u2014 internal report","author":"V. H\u00c4rtrich","year":"1995","unstructured":"V. H\u00c4rtrich: \u201cEntwicklung FPGA-basierter Kommunikationsstrukturen f\u00fcr einen DSP-Parallel-rechner\u201d \u2014 internal report, Laboratory of Electrical Measurement Engineering, University of the Federal Armed Forces at Hamburg, Hamburg 1995"},{"key":"8_CR7","volume-title":"\u201cEntwicklung von Softwaremodulen zur Echtzeitsignalverarbeitung mit einem DSP-Parallelrechnersystem\u201d \u2014 master thesis","author":"F. Hornung","year":"1994","unstructured":"F. Hornung: \u201cEntwicklung von Softwaremodulen zur Echtzeitsignalverarbeitung mit einem DSP-Parallelrechnersystem\u201d \u2014 master thesis, Laboratory of Electrical Measurement Engineering, University of the Federal Armed Forces at Hamburg, Hamburg 1994"},{"key":"8_CR8","unstructured":"Radisys Corporation: \u201cEPC-5 Hardware Reference\u201d-Beaverton, 1993"},{"key":"8_CR9","unstructured":"G. Rosendahl, T. Paille, R. McLeod: \u201cIn-system Reprogrammable LCAs provide a Versatile Interface for a DSP-based Parallel Machine\u201d-Oxford International Workshop on Field Programmable Logic and Applications, Oxford, 1991"},{"key":"8_CR10","volume-title":"\u201cEntwicklung einer Kommunikationsbaugruppe zur Vernetzung digitaler Signal-prozessoren\u201d \u2014 master thesis","author":"R. Schepull","year":"1994","unstructured":"R. Schepull: \u201cEntwicklung einer Kommunikationsbaugruppe zur Vernetzung digitaler Signal-prozessoren\u201d \u2014 master thesis, Laboratory of Electrical Measurement Engineering, University of the Federal Armed Forces at Hamburg, Hamburg 1994"},{"key":"8_CR11","unstructured":"P. Schulz: \u201cEinbettung von Signalprozessoren in ein flexibles Kommunikationssystem zur online-Messdatenverarbeitung\u201d \u2014 accepted paper for ECHTZEIT'95, Karlsruhe 1995"},{"key":"8_CR12","volume-title":"\u201cHardware\/Software-Codesign mit Signalprozessoren in einer FPGA-basierten Kommunikationsstruktur zur Echtzeit-Me\\datenverarbeitung\u201d \u2014 accepted paper for 40","author":"P. Schulz","year":"1995","unstructured":"P. Schulz, F. Hornung: \u201cHardware\/Software-Codesign mit Signalprozessoren in einer FPGA-basierten Kommunikationsstruktur zur Echtzeit-Me\\datenverarbeitung\u201d \u2014 accepted paper for 40. IWK, Ilmenau 1995"},{"key":"8_CR13","unstructured":"Viewlogic Systems Inc.: \u201cWorkview PLUS on Windows, Vol. 1\u20136\u201d-Marlboro, 1993"},{"key":"8_CR14","unstructured":"Xilinx: \u201cThe programmable Logic Data Book\u201d-San Jose, 1994"},{"key":"8_CR15","unstructured":"Xilinx: \u201cXACT Reference Guide, Vol. I\u2013III\u201d-San Jose 1994"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60294-1_100.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:57:28Z","timestamp":1605646648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60294-1_100"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540602941","9783540447863"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-60294-1_100","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}