{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T18:02:47Z","timestamp":1743357767107},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540602941"},{"type":"electronic","value":"9783540447863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60294-1_104","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T18:07:59Z","timestamp":1330279679000},"page":"111-118","source":"Crossref","is-referenced-by-count":9,"title":["Using reconfigurable hardware to speed up product development and performance"],"prefix":"10.1007","author":[{"given":"Adrian","family":"Lawrence","sequence":"first","affiliation":[]},{"given":"Andrew","family":"Kay","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]},{"given":"Toshio","family":"Nomura","sequence":"additional","affiliation":[]},{"given":"Ian","family":"Page","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"12_CR1","unstructured":"C A R Hoare. Communicating Sequential Processes. Prentice-Hall International, 1985."},{"key":"12_CR2","unstructured":"G Jones and M Sheeran. Circuit Design In Ruby. In J Staunstrup (ed.), Formal methods for VLSI design, North-Holland, 1990."},{"key":"12_CR3","unstructured":"occam 2 Reference Manual. Prentice-Hall International, 1988."},{"key":"12_CR4","unstructured":"W R Moore and W Luk, Eds. More FPGAs. Abingdon EE&CS Books, 1994."},{"key":"12_CR5","unstructured":"W R Moore and W Luk, Eds. FPGAs. Abingdon EE&CS Books, 1991."},{"key":"12_CR6","unstructured":"I Page and W Luk. Compiling occam into FPGAs, In [5]."},{"key":"12_CR7","unstructured":"W Luk and I Page. Parameterising Designs for FPGAs. In [5]."},{"key":"12_CR8","unstructured":"I Page, W Luk and H Lau, Hardware Compilation for FPGAs: Imperative and Declarative Approaches for a Robotics Interface. Proc. IEE Colloquium on Field Programmable Gate Arrays \u2014 Technology and Applications, Ref. 1993\/037, pp. 9.1\u20139.4, IEE, February 1993."},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"J He, I Page and J P Bowen. Towards a Provably Correct Hardware Implementation of Occam. In G J Milne and L Pierre (eds.), Correct Hardware Design and Verification Methods, Lecture Notes in Computer Science, 683, pp. 214\u2013225, Springer-Verlag. 1993.","DOI":"10.1007\/BFb0021726"},{"key":"12_CR10","unstructured":"I Page. Parametrised Processor Generation. In [4]."},{"key":"12_CR11","unstructured":"W Luk, D Ferguson and I Page. Structured Compilation of Parallel Programs into Hardware. In [4]."},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"W Luk and T Wu. Towards a Declarative Framework for Hardware-Software Codesign. In Proc. Third International Workshop on Hardware\/Software Codesign, pp. 181\u2013188, IEEE Computer Society Press, 1994.","DOI":"10.1109\/HSC.1994.336708"},{"key":"12_CR13","unstructured":"A E Lawrence. HARP1 User Manual."},{"key":"12_CR14","unstructured":"A E Lawrence. HARP1 (TRAMple) manual, volume 2: Manufacturing Pack. 1992. Confidential."},{"key":"12_CR15","unstructured":"A E Lawrence. Analysis of a Phase Locked Loop: Expanded issue for HARP1 documentation. 1991. Confidential."},{"key":"12_CR16","unstructured":"Dual-in-Line Transputer Modules (TRAMs). Inmos Technical Note 29, Transputer Development and iQ Systems Databook. 2nd Edition, 1991."},{"key":"12_CR17","unstructured":"The Programmable Logic Data Book. Xilinx Inc., 1993."},{"key":"12_CR18","unstructured":"The Transputer Databook. Inmos document 72 TRN 203 02, Third edition, Inmos, 1992."},{"key":"12_CR19","unstructured":"The T9000 Transputer Hardware Reference Manual. Inmos document 72 TRN 238 01, First edition, Inmos, 1993."},{"key":"12_CR20","unstructured":"M S Jhitta. Introduction of a New FPGA Architecture. In [4]."},{"key":"12_CR21","unstructured":"Configurable Logic Design and Application Book. Atmel Ltd., 1993."},{"key":"12_CR22","unstructured":"M Aubury and W Luk. Binomial Filters. To appear in Journal of VLSI Signal Processing."},{"key":"12_CR23","unstructured":"M Bowen. Tracking Moving Objects in Video Images. Project Report, Oxford University Computing Laboratory, 1994."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60294-1_104.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:35:49Z","timestamp":1619573749000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60294-1_104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540602941","9783540447863"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/3-540-60294-1_104","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}