{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:08:11Z","timestamp":1725664091792},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540602941"},{"type":"electronic","value":"9783540447863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60294-1_108","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T18:07:41Z","timestamp":1330279661000},"page":"149-157","source":"Crossref","is-referenced-by-count":15,"title":["Some notes on power management on FPGA-based systems"],"prefix":"10.1007","author":[{"given":"Eduardo I.","family":"Boemo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guillermo Gonz\u00e1lez","family":"Rivera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"L\u00f3pez-Buedo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan M.","family":"Meneses","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"16_CR1","doi-asserted-by":"crossref","unstructured":"R Keyes, \u201cMiniaturization of electronics and its limits\u201d, IBM J. of Res. Develop. Vol.32, n\u21341. January 1988.","DOI":"10.1147\/rd.321.0024"},{"key":"16_CR2","unstructured":"Xilinx, Inc., Technical Conference and Seminar Series, 1995."},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"Z. Lemnios y K. Gabriel, \u201cLow-Power Electronic\u201d, IEEE Design & Test of Computers, pp. 8\u201313, winter 1994.","DOI":"10.1109\/54.329446"},{"issue":"N\u21344","key":"16_CR4","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A. Chandrakasan","year":"1992","unstructured":"A. Chandrakasan, S. Sheng y R. Brodersen, \u201cLow-Power CMOS Digital Design\u201d, IEEE Journal of Solid-State Circuits, Vol.27, N\u21344, pp.473\u2013484. April 1992.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"16_CR5","unstructured":"D. Wong, \u201cTechniques for Designing High-Performance Digital Circuits Using Wave Pipelining\u201d, Technical report No. CLS-TR-92-508. Stanford University, february 1992."},{"key":"16_CR6","unstructured":"E. Boemo, S. L\u00f3pez, G. Gonz\u00e1lez and J. Meneses, \u201cOn the usefulness of pipelining and wave pipelining as low-power design technique\u201d, Proc. 1995 PATMOS Conf. (in press)."},{"key":"16_CR7","unstructured":"C. Su, C. Tsui y A. Despain, \u201cLow Power Architecture Design and Compilation Techniques for High-Performance Processors\u201d, Proc. Sprint COMPCON 94, pp.489\u2013498. IEEE Press, 1994."},{"issue":"N\u21342","key":"16_CR8","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/92.285754","volume":"2","author":"R. Hossain","year":"1994","unstructured":"R. Hossain, L. Wronski y A. Albicki, \u201cLow Power Desing Using Double Edge Triggered Flip-Flops\u201d, IEEE Trans. on VLSI Systems, Vol.2, N\u21342, pp.261\u2013265. June 1994.","journal-title":"IEEE Trans. on VLSI Systems"},{"issue":"N\u213412","key":"16_CR9","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1049\/el:19690201","volume":"5","author":"H.H. Guild","year":"1969","unstructured":"H.H. Guild, \u201cFully Iterative Fast Array for Binary Multiplication and Addition\u201d, Electronic Letters, pp.263, Vol.5, N\u213412, June 1969.","journal-title":"Electronic Letters"},{"key":"16_CR10","first-page":"1461","volume-title":"Proceeding ICASSP 85","author":"C. Hauck","year":"1985","unstructured":"C. Hauck, C. Bamji and J. Allen, \u201cThe Systematic Exploration of Pipelined Array Multiplier Performance\u201d, Proceeding ICASSP 85, pp.1461\u20131464. New York: IEEE Press, 1985."},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"M. Hatamian and G. Cash. \u201cA 70-MHz 8-bit \u00d7 8 bit Parallel Pipelined Multiplier in 2.5-um CMOS\u201d. IEEE Journal of Solid-State Circuits, August 1986.","DOI":"10.1109\/JSSC.1986.1052564"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60294-1_108.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:57:29Z","timestamp":1605646649000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60294-1_108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540602941","9783540447863"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-60294-1_108","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}