{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T23:40:03Z","timestamp":1742600403608,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540602941"},{"type":"electronic","value":"9783540447863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60294-1_111","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T18:08:01Z","timestamp":1330279681000},"page":"178-187","source":"Crossref","is-referenced-by-count":5,"title":["Compiling regular arrays onto FPGAs"],"prefix":"10.1007","author":[{"given":"W. P.","family":"Marnane","sequence":"first","affiliation":[]},{"given":"C. N.","family":"Jordan","sequence":"additional","affiliation":[]},{"given":"F. J.","family":"O'Reilly","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"unstructured":"S. Bellis, W. Marnane, and P. Fish. Systolic Architectures for the Modified Covarience Spectral Estimator used with Ultrasonic Doppler Blood Flow Detectors. In Proceedings of IRISH DSP and Control Colloquium, pages 71\u201378, 1994.","key":"19_CR1"},{"doi-asserted-by":"crossref","unstructured":"M.B. Gokhale, S. Kopser, S.P. Lucas, and R.G. Minnich. The Logic Description Generator. In S. Y. Kung, E. Swartzlander, J. Fortes, and K. W. Przytula, editors, Application Specific Array Processors, pages 111\u2013120. IEEE Computer Society Press, September 1990.","key":"19_CR2","DOI":"10.1109\/ASAP.1990.145448"},{"unstructured":"Kai Hwang. Computer Arithmetic, Principles, Architecture and Design. John Wiley & Sons, 1979.","key":"19_CR3"},{"unstructured":"C. Jordan and W. Marnane. Prototyping Systolic Arrays using Field Programmable Gate Arrays. In Proceedings of IRISH DSP and Control Colloquium, pages 79\u201386, 1994.","key":"19_CR4"},{"unstructured":"W. P. Marnane, C. J. Jordan, and F. J. O' Reilly. Synthesising a FIR Filter onto a FPGA. In Proceedings of IRISH DSP and Control Colloquium, June 1995.","key":"19_CR5"},{"unstructured":"J. V. McCanny, J. G. McWhirter, and E. Swartzlander, editors. Systolic Array Processors. Prentice Hall, 1989.","key":"19_CR6"},{"key":"19_CR7","first-page":"114","volume":"495","author":"J. V. McCanny","year":"1984","unstructured":"J. V. McCanny, K. W. Wood, J. G. McWhirter, and C. J. Oliver. The Relationship Between Word and Bit Level Systolic Arrays as Applied to Matrix \u00d7 Matrix Multiplication. Proceedings of SPIE Int. Soc. Opt. Eng., 495:114\u2013120, 1984.","journal-title":"Proceedings of SPIE Int. Soc. Opt. Eng."},{"unstructured":"W. R. Moore, A. P. H. McCabe, and R. B. Urquhurt, editors. Systolic Arrays. Adam Hilger, 1987.","key":"19_CR8"},{"issue":"6","key":"19_CR9","first-page":"623","volume":"131","author":"R. B. Urquhart","year":"1984","unstructured":"R. B. Urquhart and D. Wood. Systolic matrix and vector multiplication methods for signal processing. IEE Proceedings Part F, 131(6):623\u2013631, October 1984.","journal-title":"IEE Proceedings Part F"},{"unstructured":"M. Valero, S. Y. Kung, T. Lang, and J. Fortes, editors. Application Specific Array Processors. IEEE Computer Society Press, September 1991.","key":"19_CR10"},{"key":"19_CR11","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1007\/BF00925828","volume":"3","author":"H. Verge Le","year":"1991","unstructured":"H. Le Verge, C. Mauras, and P Quinton. The ALPHA Language and its use for the Design of Systolic Arrays. Journal of VLSI Signal Processing, (3):173\u2013182, 1991.","journal-title":"Journal of VLSI Signal Processing"},{"doi-asserted-by":"crossref","unstructured":"D. K. Wilde and O. Si\u00e9. Regular array synthesis using alpha. In Proc. International Conference on Application-Specific Array Processors \u2014 ASAP'94, pages 200\u2013211, 1994.","key":"19_CR12","DOI":"10.1109\/ASAP.1994.331803"},{"unstructured":"Xlinx Inc., San Jose, California, USA. The Programmable Gate Array Data Book, 1991.","key":"19_CR13"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60294-1_111.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:58:42Z","timestamp":1742597922000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60294-1_111"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540602941","9783540447863"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-60294-1_111","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}