{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:08:26Z","timestamp":1725664106261},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540602941"},{"type":"electronic","value":"9783540447863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60294-1_112","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T13:08:32Z","timestamp":1330261712000},"page":"188-197","source":"Crossref","is-referenced-by-count":14,"title":["Compiling Ruby into FPGAs"],"prefix":"10.1007","author":[{"given":"Shaori","family":"Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"20_CR1","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1007\/BF01607880","volume":"6","author":"E. Brunvand","year":"1990","unstructured":"E. Brunvand, \u201cUsing FPGAs to implement self-timed systems\u201d, Journal of VLSI Signal Processing, vol. 6, 1990, pp. 173\u2013190.","journal-title":"Journal of VLSI Signal Processing"},{"key":"20_CR2","unstructured":"S. Guo, W. Luk and P. Probert, \u201cDeveloping parallel architectures for range and image sensors\u201d, in Proc. IEEE Int. Conf. on Robotics and Automation, IEEE Computer Society Press, 1994, pp. 2205\u20132210."},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"S. Guo and W. Luk, \u201cProducing design diagrams from declarative descriptions\u201d, to appear in Proc. Fourth Int. Conf. on CAD and CG, SPIE, 1995.","DOI":"10.1117\/12.235483"},{"key":"20_CR4","unstructured":"G. Jones and M. Sheeran, \u201cCircuit design in Ruby\u201d, in Formal Methods for VLSI Design, J. Staunstrup (ed.), North-Holland, 1990, pp. 13\u201370."},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"W. Luk, \u201cAnalysing parametrised designs by non-standard interpretation\u201d, in Proc. Int. Conf. on Application-Specific Array Processors, S.Y. Kung, E. Swartzlander, J.A.B. Fortes and K.W. Przytula (eds.), IEEE Computer Society Press, 1990, pp. 133\u2013144.","DOI":"10.1109\/ASAP.1990.145450"},{"key":"20_CR6","unstructured":"W. Luk and I. Page, \u201cParameterising designs for FPGAs\u201d, in FPGAs, W. Moore and W. Luk (eds.), Abingdon EE&CS Books, 1991, pp. 284\u2013295."},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"W. Luk and T. Wu, \u201cTowards a declarative framework for hardware-software code-sign\u201d, in Proc. Third International Workshop on Hardware\/Software Codesign, IEEE Computer Society Press, 1994, pp. 181\u2013188.","DOI":"10.1109\/HSC.1994.336708"},{"key":"20_CR8","unstructured":"W. Luk, D. Ferguson and I. Page, \u201cStructured hardware compilation of parallel programs\u201d, in More FPGAs, W. Moore and W. Luk (eds.), Abingdon EE&CS Books, 1994, pp. 213\u2013224."},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"W. Luk, \u201cA declarative approach to incremental custom computing\u201d, in Proc. IEEE Workshop on FPGAs for Custom Computing Machines, D.A. Buell and K.L. Pocek (eds.), IEEE Computer Society Press, 1995.","DOI":"10.1109\/FPGA.1995.477422"},{"key":"20_CR10","doi-asserted-by":"crossref","unstructured":"M. Newman, W. Luk and I. Page, \u201cConstraint-based hierarchical hardware compilation of parallel programs\u201d, in Field-Programmable Logic: Architecture Synthesis and Applications, LNCS 849, Springer-Verlag, 1994, pp. 220\u2013229.","DOI":"10.1007\/3-540-58419-6_92"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"M. Wazlowski et. al., \u201cPRISM II: compiler and architecture\u201d, in Proc. IEEE Workshop on FPGAs for Custom Computing Machines, D.A. Buell and K.L. Pocek (eds.), IEEE Computer Society Press, 1993, pp. 9\u201316.","DOI":"10.1109\/FPGA.1993.279484"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60294-1_112.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T15:57:30Z","timestamp":1605628650000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60294-1_112"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540602941","9783540447863"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-60294-1_112","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}