{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:38:57Z","timestamp":1761647937193,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540602941"},{"type":"electronic","value":"9783540447863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60294-1_122","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T18:08:03Z","timestamp":1330279683000},"page":"282-292","source":"Crossref","is-referenced-by-count":23,"title":["Implementation of a 2-D fast Fourier transform on an FPGA-based custom computing machine"],"prefix":"10.1007","author":[{"given":"Nabeel","family":"Shirazi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter M.","family":"Athanas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. Lynn","family":"Abbott","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"J. Arnold, D. Buell and E. Davis, \u201cSplash 2,\u201d Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, June, 1992, pp. 316\u2013322.","DOI":"10.1145\/140901.141896"},{"issue":"No.2","key":"30_CR2","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/2.347995","volume":"28","author":"P. Athanas","year":"1995","unstructured":"P. Athanas and L. Abbott, \u201cReal-Time Image Processing on a Custom Computing Platform,\u201d IEEE Computer, Vol. 28, No. 2, February 1995, pp. 16\u201324.","journal-title":"IEEE Computer"},{"key":"30_CR3","unstructured":"Computer Design, \u201c1995 Product Trends and Resource Guide,\u201d February 1995, pp 44\u201347."},{"key":"30_CR4","doi-asserted-by":"crossref","unstructured":"J. Eldon and C. Robertson, A Floating Point Format for Signal Processing, Proceedings IEEE International Conference on Acoustics, Speech, and Signal Processing, 1982, pp. 717\u2013720.","DOI":"10.1109\/ICASSP.1982.1171532"},{"issue":"No.3","key":"30_CR5","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1109\/92.311646","volume":"2","author":"B. Fagin","year":"1994","unstructured":"B. Fagin and C. Renard, \u201cField Programmable Gate Arrays and Floating Point Arithmetic,\u201d IEEE Transactions on VLSI, Vol. 2, No. 3, September 1994, pp. 365\u2013367.","journal-title":"IEEE Transactions on VLSI"},{"key":"30_CR6","unstructured":"R. Gonzalez and P. Wintz, Digital Image Processing, Addison-Wesley Publishing Company, 1977."},{"key":"30_CR7","doi-asserted-by":"crossref","unstructured":"IEEE Task P754, \u201cA Proposed Standard for Binary Floating-Point Arithmetic,\u201d IEEE Computer, Vol. 14, No. 12, March 1981, pp. 51\u201362.","DOI":"10.1109\/C-M.1981.220377"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"D. Hoang, \u201cSearching Genetic Databases on Splash-2\u201d, IEEE Workshop on FPGAs for Custom Computing Machines, 1993, pp. 185\u2013191.","DOI":"10.1109\/FPGA.1993.279464"},{"key":"30_CR9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1631-2","volume-title":"VHDL: Hardware Description and Design","author":"R. Lipsett","year":"1989","unstructured":"R. Lipsett, C. Schaefer, and C. Ussery, VHDL: Hardware Description and Design, Kluwer Academic Publishers, Boston, MA., 1989."},{"key":"30_CR10","unstructured":"L. Rabiner B. Gold, Theory and Application of Digital Signal Processing, Prentice-Hall, 1975."},{"key":"30_CR11","unstructured":"Sharp Electronics Corp., \u201cFast Fourier Transform,\u201d Sharp Application Note for the LH9124 DSP Chip, November 1992."},{"key":"30_CR12","unstructured":"N. Shirazi, A. Walters, and P. Athanas, \u201cQuantitative Analysis of Floating Point Arithmetic on FPGA Based Custom Computing Machines,\u201d To appear at IEEE Symposium on FPGAs for Custom Computing Machines, April 1995."},{"key":"30_CR13","unstructured":"A. Walters, An Indoor Wireless Communications Channel Model Implementation on a Custom Computing Platform, VPI&SU Master Thesis in progress."},{"key":"30_CR14","unstructured":"Xilinx, Inc., The Programmable Logic Data Book, San Jose, California, 1995."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60294-1_122.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:58:47Z","timestamp":1742597927000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60294-1_122"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540602941","9783540447863"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-60294-1_122","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}