{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:29Z","timestamp":1759146809069},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540602941"},{"type":"electronic","value":"9783540447863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60294-1_136","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T13:09:14Z","timestamp":1330261754000},"page":"419-428","source":"Crossref","is-referenced-by-count":65,"title":["Implementation approaches for reconfigurable logic applications"],"prefix":"10.1007","author":[{"given":"Brad L.","family":"Hutchings","sequence":"first","affiliation":[]},{"given":"Michael J.","family":"Wirthlin","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"44_CR1","doi-asserted-by":"crossref","unstructured":"S. Trimberger. A reprogrammable gate array and applications. Proceedings of the IEEE, pages 1030\u20131041, July 1993.","DOI":"10.1109\/5.231341"},{"key":"44_CR2","doi-asserted-by":"crossref","unstructured":"P. Bertin, D. Roncin, and J. Vuillemin. Programmable active memories: a performance assessment. In G. Borriello and C. Ebeling, editors, Research on Integrated Systems: Proceedings of the 1993 Symposium, pages 88\u2013102, 1993.","DOI":"10.1007\/3-540-56731-3_12"},{"key":"44_CR3","doi-asserted-by":"crossref","unstructured":"J. M. Arnold, D. A. Buell, and E. G. Davis. Splash 2. In Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, pages 316\u2013324, June 1992.","DOI":"10.1145\/140901.141896"},{"issue":"1","key":"44_CR4","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1145\/121956.121968","volume":"19","author":"M. Shand","year":"1991","unstructured":"M. Shand, P. Bertin, and J. Vuillemin. Hardware speedups in long integer multiplication. Computer Architecture News, 19(1):106\u2013114, 1991.","journal-title":"Computer Architecture News"},{"key":"44_CR5","doi-asserted-by":"crossref","unstructured":"D. T. Hoang. Searching genetic databases on Splash 2. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 185\u2013191, Napa, CA, April 1993.","DOI":"10.1109\/FPGA.1993.279464"},{"key":"44_CR6","unstructured":"D. P. Lopresti. Rapid implementation of a genetic sequence comparator using field-programmable gate arrays. In C. Sequin, editor, Advanced Research in VLSI: Proceedings of the 1991 University of California\/Santa Cruz Conference, pages 138\u2013152, Santa Cruz, CA, March 1991."},{"key":"44_CR7","unstructured":"D. Ross, O. Vellacott, and M. Turner. An FPGA-based hardware accelerator for image processing. In W. Moore and W. Luk, editors, More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, pages 299\u2013306, Oxford, England, September 1993."},{"key":"44_CR8","doi-asserted-by":"crossref","unstructured":"J. G. Eldredge and B. L. Hutchings. Density enhancement of a neural network using FPGAs and run-time reconfiguration. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 180\u2013188, Napa, CA, April 1994.","DOI":"10.1109\/FPGA.1994.315611"},{"key":"44_CR9","unstructured":"P. Lysaght and J. Dunlop. Dynamic reconfiguration of FPGAs. In W. Moore and W. Luk, editors, More FPGAs: Proceedings of the 1993 International workshop on field-programmable logic and applications, pages 82\u201394, Oxford, England, September 1993."},{"key":"44_CR10","doi-asserted-by":"crossref","unstructured":"J. D. Hadley and B. L. Hutchings. Design methodologies for partially reconfigured systems. To be published in Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, 1995.","DOI":"10.1109\/FPGA.1995.477412"},{"key":"44_CR11","doi-asserted-by":"crossref","unstructured":"M. J. Wirthlin and B. L. Hutchings. A dynamic instruction set computer. To be published in Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, 1995.","DOI":"10.1109\/FPGA.1995.477415"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60294-1_136.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:35:59Z","timestamp":1619559359000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60294-1_136"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540602941","9783540447863"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-60294-1_136","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}