{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:08:39Z","timestamp":1725664119263},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540602941"},{"type":"electronic","value":"9783540447863"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60294-1_138","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T18:09:13Z","timestamp":1330279753000},"page":"439-448","source":"Crossref","is-referenced-by-count":12,"title":["Classification and performance of reconfigurable architectures"],"prefix":"10.1007","author":[{"given":"Steven A.","family":"Guccione","sequence":"first","affiliation":[]},{"given":"Mario J.","family":"Gonzalez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"46_CR1","unstructured":"Algotronix, Ltd. CAL1024 Datasheet, 1990."},{"issue":"3","key":"46_CR2","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/2.204677","volume":"26","author":"P. M. Athanas","year":"1993","unstructured":"Peter M. Athanas and Harvey F. Silverman. Processor reconfiguration through instruction-set metamorphosis. IEEE Computer, 26(3):11\u201318, March 1993.","journal-title":"IEEE Computer"},{"key":"46_CR3","unstructured":"Patrice Bertin, Didier Roncin, and Jean Vuillemin. Introduction to programmable active memories. Technical Report 3, DEC Paris Research Laboratory, 1989."},{"key":"46_CR4","first-page":"43","volume-title":"Virtual computing and the virtual computer","author":"S. Casselman","year":"1993","unstructured":"Steven Casselman. Virtual computing and the virtual computer. In Duncan A. Buell and Kenneth L. Pocek, editors IEEE Workshop on FPGAs for Custom Computing Machines, pages 43\u201348, Los Alamitos, CA, April 1993. IEEE Computer Society Press."},{"key":"46_CR5","unstructured":"Pak K. Chan, Martine D. F. Schlag, and Marcelo Martin. BORG: A reconfigurable prototyping board using field-programmable gate arrays. In First International ACM\/SIGDA Workshop on Field Programmable Gate Arrays, pages 47\u201351, 1992."},{"issue":"3","key":"46_CR6","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1109\/4.121550","volume":"27","author":"C. E. Cox","year":"1992","unstructured":"Charles E. Cox and W. Ekkehard Blanz. GANGLION \u2014 a fast field-programmable gate array implementation of a connectionist classifier. IEEE Journal of Solid-State Circuits, 27(3):288\u2013299, March 1992.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"46_CR7","first-page":"121","volume-title":"The CM-2X: A hybrid CM-2\/xilinx prototype","author":"S. A. Cuccaro","year":"1993","unstructured":"Steven A. Cuccaro and Craig F. Reese. The CM-2X: A hybrid CM-2\/xilinx prototype. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 121\u2013130, Los Alamitos, CA, April 1993. IEEE Computer Society Press."},{"key":"46_CR8","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/FPGA.1993.279477","volume-title":"IEEE Workshop on FPGAs for Custom Computing Machines","author":"D. E. Bout Van den","year":"1993","unstructured":"David E. Van den Bout. The anyboard: Programming and enhancements. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 68\u201377, Los Alamitos, CA, April 1993. IEEE Computer Society Press."},{"key":"46_CR9","unstructured":"Maya Gokhale, William Holmes, Andrew Kosper, Dick Kunze, Dan Lopresti, Sara Lucas, Ronald Minnich, and Peter Olsen. SPLASH: A reconfigurable linear logic array. In International Conference on Parallel Processing, pages I-526\u2013I-532, 1990."},{"key":"46_CR10","doi-asserted-by":"crossref","unstructured":"Maya Gokhale, William Holmes, Andrew Kosper, Sara Lucas, Ronald Minnich, and Douglas Sweely. Building and using a highly parallel programmable logic array. IEEE Computer, pages 81\u201389, January 1991.","DOI":"10.1109\/2.67197"},{"key":"46_CR11","unstructured":"Steven A. Guccione. List of FPGA-based computing machines. World Wide Web page http:\/\/www.utexas.edu\/\u223c guccione\/HW_list.html, 1994."},{"issue":"7","key":"46_CR12","doi-asserted-by":"crossref","first-page":"975","DOI":"10.1109\/4.92017","volume":"26","author":"R. W. Hartenstein","year":"1991","unstructured":"Reiner W. Hartenstein, Alexander G. Hirschbiel, Michael Reidm\u00fcller, Karin Schmidt, and Michael Weber. A novel ASIC design approach based on a new machine paradigm. IEEE Journal of Solid-State Circuits, 26(7):975\u2013989, July 1991.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"46_CR13","first-page":"17","volume-title":"Spyder: A reconfigurable VLIW processor using FPGAs","author":"C. Iseli","year":"1993","unstructured":"Christian Iseli and Edwardo Sanchez. Spyder: A reconfigurable VLIW processor using FPGAs. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 17\u201324, Los Alamitos, CA, April 1993. IEEE Computer Society Press."},{"key":"46_CR14","unstructured":"Thomas Andrew Kean. Configurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation. PhD thesis, University of Edinburgh, Department of Computer Science, January 1989."},{"key":"46_CR15","first-page":"398","volume-title":"More FPGAs","author":"H. L. Owen","year":"1993","unstructured":"Henry L. Owen, Ubaid R. Khan, and Joseph L. A. Hughes. FPGA-based emulator architectures. In Will Moore and Wayne Luk, editors, More FPGAs, pages 398\u2013409. Abingdon EE&CS Books, Abingdon, England, 1993."},{"key":"46_CR16","first-page":"2","volume-title":"Fine grain parallelism on a MIMD machine using FPGAs","author":"F. Raimbault","year":"1993","unstructured":"F. Raimbault, D. Lavenier, S. Rubini, and B. Pottier. Fine grain parallelism on a MIMD machine using FPGAs. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 2\u20138, Los Alamitos, CA, April 1993. IEEE Computer Society Press."},{"key":"46_CR17","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/FPGA.1993.279484","volume-title":"IEEE Workshop on FPGAs for Custom Computing Machines","author":"M. Wazlowski","year":"1993","unstructured":"M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh. PRISM-II compiler and architecture. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 9\u201316, Los Alamitos, CA, April 1993. IEEE Computer Society Press."},{"key":"46_CR18","doi-asserted-by":"crossref","unstructured":"Andrew Wolfe and John P. Shen. Flexible processors: A promising applicationspecific processor design approach. In Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture, pages 30\u201339. IEEE Press, 1988.","DOI":"10.1109\/MICRO.1988.639247"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60294-1_138.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:36:00Z","timestamp":1619573760000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60294-1_138"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540602941","9783540447863"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-60294-1_138","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}