{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T16:19:49Z","timestamp":1757780389664,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540602941"},{"type":"electronic","value":"9783540447863"}],"license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60294-1_97","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T18:09:22Z","timestamp":1330279762000},"page":"44-53","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["The Teramac configurable compute engine"],"prefix":"10.1007","author":[{"given":"Greg","family":"Snider","sequence":"first","affiliation":[]},{"given":"Philip","family":"Kuekes","sequence":"additional","affiliation":[]},{"given":"W. Bruce","family":"Culbertson","sequence":"additional","affiliation":[]},{"given":"Richard J.","family":"Carter","sequence":"additional","affiliation":[]},{"given":"Arnold S.","family":"Berger","sequence":"additional","affiliation":[]},{"given":"Rick","family":"Amerson","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,2]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"B. Landman and R. Russo, \u201cOn a Pin vs. Block Relationship for Partitions of Logic Graphs,\u201d IEEE Transactions on Computers, December 1971, pages 1469\u20131479.","DOI":"10.1109\/T-C.1971.223159"},{"key":"5_CR2","unstructured":"R. Amerson, R. Carter, W. Culbertson, Phil Kuekes, Greg Snider, \u201cTeramac\u2014Configurable Custom Computing,\u201d IEEE Symposium on FPGAs for Custom Computing Machines, April 1995."},{"key":"5_CR3","unstructured":"R. Amerson and P. Kuekes, \u201cThe Design of an Extremely Large MCM-C\u2014A Case Study,\u201d International Journal of Microcircuits and Electronic Packaging, Vol 17, No. 4, pages 377\u2013382."},{"key":"5_CR4","unstructured":"Y. C. Wei and C. K. Cheng, \u201cToward Efficient Hierarchical Designs by Ratio Cut Partitioning,\u201d Proc. IEEE International Conference on Computer-Aided Design, 1989, pages 298\u2013301."},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Ching-Wei Yeh and Chung-Kuan Cheng, \u201cA General Purpose Multiple Way Partitioning Algorithm,\u201d Proc. 28th ACM\/IEEE Design Automation Conference, 1991, pages 421\u2013426","DOI":"10.1145\/127601.127706"},{"issue":"No5","key":"5_CR6","doi-asserted-by":"crossref","first-page":"438","DOI":"10.1109\/TC.1984.1676460","volume":"C-33","author":"B. Krishnamurthy","year":"1984","unstructured":"Balakrishnan Krishnamurthy, \u201cAn Improved Min-Cut Algorithm For Partitioning VLSI Networks,\u201d IEEE Transactions on Computers, Vol C-33, No 5, May 1984, pages 438\u2013446.","journal-title":"IEEE Transactions on Computers"},{"issue":"No.1","key":"5_CR7","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/12.8730","volume":"38","author":"L. A. Sanchis","year":"1989","unstructured":"Laura A. Sanchis, \u201cMultiple-Way Network Partitioning,\u201d IEEE Transactions on Computers, Vol. 38, No. 1, January 1989, pages 62\u201381.","journal-title":"IEEE Transactions on Computers"},{"key":"5_CR8","unstructured":"Patrice Bertin, Didier Roncin, and Jean Vuillemin, \u201cIntroduction to programmable active memories,\u201d in Systolic Array Processors, Prentice-Hall, 1989, pages 301\u2013309."},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"J. M. Arnold, D. A. Buell, and E. G. Davis, \u201cSplash 2,\u201d Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, 1992, pages 316\u2013322.","DOI":"10.1145\/140901.141896"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"J. Babb, R. Tessier, and A. Agarwal, \u201cVirtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators,\u201d Proceedings, IEEE Workshop on FPGA-based Custom Computing Machines, Napa, CA, April 1993, pages 142\u2013151.","DOI":"10.1109\/FPGA.1993.279469"},{"key":"5_CR11","unstructured":"S. Casselman, \u201cVirtual Computing, \u201cProceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1993, pages 43\u201348."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60294-1_97","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T22:58:58Z","timestamp":1742597938000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60294-1_97"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540602941","9783540447863"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-60294-1_97","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]},"assertion":[{"value":"2 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}