{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:11:35Z","timestamp":1725664295003},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540603214"},{"type":"electronic","value":"9783540449157"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/3-540-60321-2_6","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T18:18:44Z","timestamp":1330280324000},"page":"81-86","source":"Crossref","is-referenced-by-count":0,"title":["Instruction scheduling and global register allocation for SIMD multiprocessors"],"prefix":"10.1007","author":[{"given":"Benjamin","family":"Hao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Pearson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,4]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"P.P. Chang, S.A. Mahlke, W.Y. Chen, N.J. Warter, and W.W. Hwu, \u201cIMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors\u201d Proceedings of the 18th International Symposium on Computer Architecture, pp. 266\u2013275, May 1991","DOI":"10.1145\/115952.115979"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"S.A. Mahlke, W.Y. Chen, W.W. Hwu, B.R. Rau, and M.S. Schlansker, \u201cSentinel Scheduling for VLIW and Superscalar Processors\u201d Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 238\u2013259, Sept. 1992","DOI":"10.1145\/143365.143529"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"K. Ebcioglu, R.D. Groves, K.-C. Kim, G.M. Silberman, and I. Ziv, \u201cVLIW Compilation Techniques in a Superscalar Environment\u201d Proceedings of the ACM SIGPLAN'94 Conference on Programming Language Design and Implementation, SIGPLAN notices, pp. 38\u201348 June 1994","DOI":"10.1145\/178243.178247"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"S.S. Pinter, \u201cRegister Allocation with Instruction Scheduling: a New Approach\u201d Proceedings of the ACM SIGPLAN'93 Conference on Programming Language Design and Implementation, SIGPLAN notices, pp. 248\u2013257, June 1993","DOI":"10.1145\/173262.155114"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"C. Norris and L.L. Pollock, \u201cRegister Allocation over the Program Dependence Graph\u201d Proceedings of the ACM SIGPLAN'94 Conference on Programming Language Design and Implementation, SIGPLAN notices, pp. 266\u2013277, June 1994","DOI":"10.1145\/773473.178427"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"G.J. Chaitin, \u201cRegister Allocation and Spilling via Graph Coloring\u201d Proceedings of the ACM SIGPLAN'82 Symposium on Compiler Construction', SIGPLAN Notices, pp. 98\u2013105, June 1982","DOI":"10.1145\/872726.806984"}],"container-title":["Lecture Notes in Computer Science","Parallel Algorithms for Irregularly Structured Problems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-60321-2_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:58:17Z","timestamp":1605646697000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-60321-2_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9783540603214","9783540449157"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-60321-2_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1995]]}}}