{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:29:34Z","timestamp":1725467374270},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540611424"},{"type":"electronic","value":"9783540499558"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61142-8_593","type":"book-chapter","created":{"date-parts":[[2006,7,12]],"date-time":"2006-07-12T11:41:08Z","timestamp":1152704468000},"page":"530-535","source":"Crossref","is-referenced-by-count":0,"title":["Parallelizing for a good node performance"],"prefix":"10.1007","author":[{"given":"Emilio","family":"Hern\u00e1ndez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,8,18]]},"reference":[{"issue":"2","key":"71_CR1","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1147\/sj.342.0185","volume":"34","author":"C. Stunkel","year":"1995","unstructured":"C. Stunkel, D. Shea, B. Abali, Atkins M., C. Bender, D. Grice, P. Hochschild, D. Joseph, B. Nathanson, R. Swetz, R. Stucke, M. Tsao, and P. Varker. The SP2 High-Performance Switch. IBM Systems Journal, 34(2):185\u2013204, 1995.","journal-title":"IBM Systems Journal"},{"key":"71_CR2","unstructured":"MEIKO. Computing Surface CS-2, Enterprise Server. Technical documentation supplied by Meiko, 1993."},{"key":"71_CR3","unstructured":"J. Hennessy and D. Patterson. Computer Architecture, a Quantitative Approach. Morgan Kaufman Publishers, inc., 1990."},{"key":"71_CR4","doi-asserted-by":"crossref","unstructured":"M. Lam, E. Rothberg, and M. Wolf. The Cache Performance and Optimizations of Blocked Algorithms. In 4th International Conference on Architectural Support for Programming Languages and Operating Systems, April 1991.","DOI":"10.1145\/106972.106981"},{"issue":"1","key":"71_CR5","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1006\/jpdc.1994.1039","volume":"21","author":"Z. Bozkus","year":"1994","unstructured":"Z. Bozkus, A. Choudhary, G. Fox, T. Haupt, S. Ranka, and M. Wu. Compiling FORTRAN 90D\/HPF for Distributed-Memory MIMD Computers. Journal of Parallel and Distributed Computing, 21(1):15\u201326, 1994.","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"9","key":"71_CR6","doi-asserted-by":"crossref","first-page":"1485","DOI":"10.1016\/0167-8191(95)00027-L","volume":"21","author":"A. Wakatani","year":"1995","unstructured":"A. Wakatani and M. Wolfe. Optimization of Array Redistribution for Distributed-Memory Multicomputers. Parallel Computing, 21(9):1485\u20131490, 1995.","journal-title":"Parallel Computing"},{"issue":"10","key":"71_CR7","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/2.467577","volume":"28","author":"P. Banerjee","year":"1995","unstructured":"P. Banerjee, J. Chandy, M. Gupta, E. Hodges, J. Holm, A. Lain, D. Palermo, S. Ramaswamy, and E. Su. The Paradigm Compiler for Distributed-Memory Multicomputers. Computer, 28(10):37\u201347, October 1995.","journal-title":"Computer"},{"key":"71_CR8","unstructured":"M. Quinn. Parallel Computing, Theory and Practice (Chapter 7). McGraw-Hill, 2nd edition, 1994."},{"issue":"3","key":"71_CR9","first-page":"191","volume":"2","author":"M. Gupta","year":"1994","unstructured":"M. Gupta and P. Banerjee. Compile-Time Estimation of Communication Costs of Programs. Journal of Programming Languages, 2(3):191\u2013225, 1994.","journal-title":"Journal of Programming Languages"},{"key":"71_CR10","unstructured":"Inc. Portland Group. The Portland Group PGCC, User's Guide. Technical documentation supplied by Portland Group, 1993."},{"key":"71_CR11","unstructured":"N. Aburto. Matrix multiplication benchmarks and results: mm.shar, mm_1.tbl, mm_2.tbl, mm_3.tbl. Accessible using ftp from ftp.nosc.mil:\/pub\/aburto, 1995."}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing and Networking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61142-8_593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,3]],"date-time":"2019-02-03T11:27:36Z","timestamp":1549193256000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61142-8_593"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540611424","9783540499558"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-61142-8_593","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}