{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:30:02Z","timestamp":1725467402690},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540611424"},{"type":"electronic","value":"9783540499558"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61142-8_628","type":"book-chapter","created":{"date-parts":[[2006,7,12]],"date-time":"2006-07-12T15:41:08Z","timestamp":1152718868000},"page":"792-797","source":"Crossref","is-referenced-by-count":2,"title":["Spinning-on-coherency: A new VSM optimisation for write-invalidate"],"prefix":"10.1007","author":[{"given":"A. P.","family":"Nisbet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. W.","family":"Ford","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,8,18]]},"reference":[{"key":"106_CR1","unstructured":"D. Bailey, J. Barton, T. Lasinski, and H. Simon. The nas parallel benchmarks. NASA Technical Memorandum 103863, 1993."},{"key":"106_CR2","volume-title":"Technical Report CMU-CS-91-170","author":"B.N. Bershad","year":"1991","unstructured":"B.N.Bershad and M.J.Zekauskas. Midway: Shared memory parallel programming with entry consistency for distributed memory multiprocessors. Technical Report CMU-CS-91-170, School of Computer Science, Carnegie Mellon University, Pitsburgh, PA 15213, 1991."},{"key":"106_CR3","unstructured":"F. Bodin and M.F.P. OBoyle. A compiler strategy for svm. In 3rd Workshop on Languages, Compilers and Runtime Systems for Scalable Computing. Kluwer Press, May 1995."},{"key":"106_CR4","doi-asserted-by":"crossref","unstructured":"A.L. Cox and R.J. Fowler. Adaptive cache coherence for detecting migratory shared data. In Proc. of the 20th International Symposium on Computer Architecture, pp 98\u2013108, 1993.","DOI":"10.1145\/173682.165146"},{"key":"106_CR5","doi-asserted-by":"crossref","unstructured":"B. Falsafi et al. Application-specific protocols for user-level shared memory. In Supercomputing 94. IEEE Press, 1994.","DOI":"10.1109\/SUPERC.1994.344301"},{"key":"106_CR6","unstructured":"R.W. Ford, A.P. Nisbet, and J.M. Bull. User level vsm optimisation and its application. In Lecture Notes in Computer Science. 1041, pp 223\u2013232, Springer-Verlag, 1996."},{"key":"106_CR7","unstructured":"Burkhardt III H. Frank S. and Rothnie J. The KSR1: Bridging the gap between shared memory and mpps. In Proceedings of Compcon 93, pages 285\u2013294, San Francisco, 1993."},{"key":"106_CR8","unstructured":"D.B. Glasco, A. Delagi, and M.J. Flynn. The impact of cache coherence protocols on systems using fine-grain data synchronisation. In IFIP Transactions, Parallel Architectures and Compilation Techniques, PACT94. North Holland, 1994."},{"key":"106_CR9","doi-asserted-by":"crossref","unstructured":"K.Gharachorloo, D.Lenoski, J.Jaudon, P.Gibons, A.Gupta, and J.Hennessy. Memory consistency and event ordering in scaleable shared memory multiprocessors. In Proceedings of the 17th International Symposium on Computer Architecture, pages 15\u201326, 1990.","DOI":"10.1145\/325096.325102"},{"key":"106_CR10","doi-asserted-by":"crossref","unstructured":"A.R. Lebeck and D.A. Wood. Dynamic self-invalidation: Reducing coherence overhead in shared-memory multiprocessors. In ISCA95, pages 48\u201359, 1995.","DOI":"10.1145\/225830.223995"},{"key":"106_CR11","doi-asserted-by":"crossref","unstructured":"D. Lenoski, J. Landon, K. Gharachorloo, A. Gupta, and J.Henessy. The directory-based cache coherence protocol for the dash multiprocessor. In IEEE 17th Annual International Symposium on Computer Architecture. IEEE Press, 1990.","DOI":"10.1145\/325164.325132"},{"issue":"4","key":"106_CR12","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1145\/75104.75105","volume":"7","author":"K. Li","year":"1989","unstructured":"K. Li and P. Hudak. Memory coherence in shared virtual memory systems. ACM Transactions on Computer Systems, 7(4):321\u2013359, 1989.","journal-title":"ACM Transactions on Computer Systems"},{"key":"106_CR13","doi-asserted-by":"crossref","unstructured":"R. Mirchandaney, S. Hirandani, and A. Sethi. Improving the performance of dsm systems via compiler involvement. In Proceedings of Supercomputing, 1994.","DOI":"10.1145\/602770.602894"},{"key":"106_CR14","doi-asserted-by":"crossref","unstructured":"D. Mosberger. Memory consistency models. ACM SIGOPs Review, 27(1), 1993.","DOI":"10.1145\/160551.160553"},{"key":"106_CR15","doi-asserted-by":"crossref","unstructured":"F. Mounes-Toussi and D.J. Lilja. The potential of compile-time analysis to adapt the cache coherence enforcement strategy to the data sharing characteristics. IEEE Transactions on Parallel and Distributed Systems, 6(5), May 1995.","DOI":"10.1109\/71.382316"},{"key":"106_CR16","doi-asserted-by":"crossref","unstructured":"S.S. Mukherjeee, S.D.Sharma, M.D. Hill, J.R.Larus, A.Rodgers, and J.Saltz. Efficient support for irregular applications on distributed-memory machines. In Proceedings of the 5th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 1995.","DOI":"10.1145\/209936.209945"},{"key":"106_CR17","doi-asserted-by":"crossref","unstructured":"M.F.P. O'Boyle, R.W. ford, and A.P. Nisbet. Compiler reduction of invalidation traffic in shared virtual memory systems, in preparation, 1995.","DOI":"10.1007\/3-540-61626-8_58"},{"key":"106_CR18","doi-asserted-by":"crossref","unstructured":"S.K. Reinhardt, J.R. Larus, and D.A. Wood. Tempest and typhoon: User-level shared memory. In Proc. of the 21st Annual International Symposium on Computer Architecture, 1994.","DOI":"10.1109\/ISCA.1994.288138"},{"key":"106_CR19","doi-asserted-by":"crossref","unstructured":"J.H. Saltz, R.Mirchandaney, and K.Crowley. Run-time parallelisation and scheduling of loops. IEEE Transactions on Computers, 40(5), May 1991.","DOI":"10.1109\/12.88484"},{"key":"106_CR20","doi-asserted-by":"crossref","unstructured":"C.J. Skelton et al. Eds a parallel computer system for advanced inoformation processing. In Parallel Architectures and Languages Europe, PARLE92, pages 3\u201318, 1992.","DOI":"10.1007\/3-540-55599-4_77"},{"key":"106_CR21","doi-asserted-by":"crossref","unstructured":"P. Stenstrom, M. Brosson, and L.Sandberg. Adaptive cache coherence protocol optimized for migratory sharing. In Proc. 20th Intl. Symp. on Computer Architecture, pp 109\u2013118, 1993.","DOI":"10.1109\/ISCA.1993.698550"},{"key":"106_CR22","volume-title":"Technical report","author":"P.N. Swartzrauber","year":"1984","unstructured":"P.N. Swartzrauber. The shallow benchmark weather prediction program. Technical report, National Center for Atmospheric Research, Boulder, Colorado, 1984."},{"key":"106_CR23","doi-asserted-by":"crossref","unstructured":"T.Mowry and A.Gupta. Tolerating latency through software-controlled prefetching in sharedmemory multiprocessors. Journal of Parallel and Distributed Computing, 12(2), June 1991.","DOI":"10.1016\/0743-7315(91)90014-Z"}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing and Networking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61142-8_628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,20]],"date-time":"2019-04-20T00:23:19Z","timestamp":1555719799000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61142-8_628"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540611424","9783540499558"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/3-540-61142-8_628","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}