{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:19:37Z","timestamp":1742617177873,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540613633"},{"type":"electronic","value":"9783540685050"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61363-3_6","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T21:35:36Z","timestamp":1330292136000},"page":"93-112","source":"Crossref","is-referenced-by-count":3,"title":["High level synthesis of synchronous parallel controllers"],"prefix":"10.1007","author":[{"given":"Krzysztof","family":"Bili\u0144ski","sequence":"first","affiliation":[]},{"given":"Erik L.","family":"Dagless","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,9]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"P. Azema, R. Valette, and M. Diaz. Petri nets as a common tool for design verification and hardware simulation. In Proceedings of the 12th ACM\/IEEE Design Automation Conference, pages 109\u2013116. IEEE Computer Society Press, 1976.","DOI":"10.1145\/800146.804803"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"G. Balbo. Performance Issues inParallel Programming. In K. Jensen, editor, Proceedings of the 13th International Conference: Application and Theory of Petri Nets, volume 616 of Lecture Notes in Computer Science, pages 1\u201323. Springer-Verlag, June 1992.","DOI":"10.1007\/3-540-55676-1_1"},{"key":"6_CR3","first-page":"96","volume-title":"Parallel Controller Synthesis From A Petri Net Specification","author":"K. Bilinski","year":"1994","unstructured":"K. Bilinski, M. Adamski, J. Saul, and E. Dagless. Parallel Controller Synthesis From A Petri Net Specification. In Proceedings of the European Design Automation Conference EURO-DAC'94, pages 96\u2013101, Grenoble, September 19\u201323, 1994. IEEE Computer Society Press."},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"K.S. Brace, R.L. Rudell, and R.E. Bryant. An Efficient Implamentation of a BDD package. In Proceedings of the 27th ACM\/IEEE Design Automation Conference, pages 40\u201345. IEEE Computer Society Press, 1990.","DOI":"10.1145\/123186.123222"},{"issue":"12","key":"6_CR5","doi-asserted-by":"crossref","first-page":"1035","DOI":"10.1109\/TC.1986.1676711","volume":"C-35","author":"R.E. Bryant","year":"1986","unstructured":"R.E. Bryant. Graph-Based Algorithms for Boolean Function Manipulation. IEEE Transaction on Computers, C-35(12):1035\u20131043, December 1986.","journal-title":"IEEE Transaction on Computers"},{"issue":"4","key":"6_CR6","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/43.275352","volume":"13","author":"J.R. Burch","year":"1994","unstructured":"J.R. Burch, E.M. Clarke, D.E. Long, K.L. McMillan, and D.L. Dill. Symbolic Model Checking for Sequential Circuit Verification. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 13(4):401\u2013424, April 1994.","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"J.R. Burch, E.M. Clarke, K.L. McMillan, and D.L. Dill. Sequential Circuit Verification Using Symbolic Model Checking. In 27th ACM\/IEEE Design Automation Conference, pages 46\u201351. IEEE Computer Society Press, 1990.","DOI":"10.1145\/123186.123223"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"O. Coudert, J.C. Madre, and C. Berthet. Verifying Temporal Properties of Sequential Machines without Building their State Diagrams. In E.M. Clarke and R.P. Kurshan, editors, Proceedings of Computer-Aided Verification 2nd International Conference CAV'90, volume 531 of Lecture Notes in Computer Science, pages 23\u201332. Springer-Verlag, June 1990.","DOI":"10.1007\/BFb0023716"},{"key":"6_CR9","unstructured":"P. Eles, K. Kuchcinski, Z. Peng, and M. Minea. Synthesis of VHDL Concurrent Processes. In Proceedings of the European Design Automation Conference EURO-DAG'94, pages 540\u2013545, Grenoble, September 19\u201323, 1994."},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"D. Geist and I. Beer. Efficient Model Checking by Automated Ordering of transition Relation Partitions. In D. L. Dill, editor, Proceedings of Computer-Aided Verification 6th International Conference CAV'94, volume 818 of Lecture Notes in Computer Science, pages 299\u2013310. Springer-Verlag, June 1994.","DOI":"10.1007\/3-540-58179-0_63"},{"issue":"5","key":"6_CR11","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1049\/ip-cdt:19941270","volume":"141","author":"D. C. Hendry","year":"1994","unstructured":"D. C. Hendry. Heterogeneous Petri Net Methodology for the Design of Complex Controllers. IEE Proceedings \u2014 Computers and Digital Techniques, 141(5):293\u2013297, September, 1994.","journal-title":"IEE Proceedings \u2014 Computers and Digital Techniques"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"A. Kondratyev, J. Cortadella, M. Kishinevski, E. Pastor, O. Roig, A. Yakovlev. Checking Signal Transition Graph Implement ability by Symbolic BDD Traversal. In Proceedings of the European Design and Test Conference ED&TC'95, pages 325\u2013332. IEEE Computer Society Press, 1995.","DOI":"10.1109\/EDTC.1995.470376"},{"issue":"4","key":"6_CR13","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1049\/ip-cdt:19951886","volume":"142","author":"T. Kozlowski","year":"1995","unstructured":"T. Kozlowski, E. Dagless, J. Saul, M. Adamski, and J. Szajna. Parallel Controller Synthesis using Petri Nets. IEE Proceedings \u2014 Computers and Digital Techniques, 142(4):263\u2013271, July, 1995.","journal-title":"IEE Proceedings \u2014 Computers and Digital Techniques"},{"issue":"4","key":"6_CR14","doi-asserted-by":"crossref","first-page":"548","DOI":"10.1109\/5.24143","volume":"77","author":"T. Murata","year":"1989","unstructured":"T. Murata. Petri Nets: Properties, Analysis and Applications. Proceedings of the IEEE, 77(4):548\u2013580, 1989.","journal-title":"Proceedings of the IEEE"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"J. Pardey and M Bolton. Logic Synthesis of Synchronous Parallel Controlers. In Proceedings of the IEEE International Conference on Computer Design, pages 454\u2013457. IEEE Computer Society Press, 1991.","DOI":"10.1109\/ICCD.1991.139946"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"J. Pardey, T. Kozlowski, J. Saul, and M. Bolton. State Assignment Algorithms for Parallel Controller Synthesis. In Proceedings of the IEEE International Conference on Computer Design, pages 316\u2013319. IEEE Computer Society Press, 1992.","DOI":"10.1109\/ICCD.1992.276279"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"E. Pastor, O. Roig, J. Cortadella, and R. Badia. Petri Net Analysis Using Boolean Manipulation. In R. Valette, editor, Proceedings of 15th International Conference: Application and Theory of Petri Nets, volume 815 of Lecture Notes in Computer Science, pages 416\u2013435. Springer-Verlag, June 1994.","DOI":"10.1007\/3-540-58152-9_23"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"M.R.K. Patel. Random Logic Implementation of Extended Timed Petri Nets. In Microprocessing and Microprogramming, volume 30, pages 313\u2013320. North-Holland, 1990.","DOI":"10.1016\/0165-6074(90)90260-G"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"O. Roig, J. Cortadella, and E. Pastor. Verification of Asynchronous Circuits by BDD-based Madel Checking of Petri nets. In G. DeMichelis and M. Diaz, editors, Proceedings of 16th International Conference: Application and Theory of Petri Nets, volume 935 of Lecture Notes in Computer Science, pages 374\u2013391. Springer-Verlag, June 1995.","DOI":"10.1007\/3-540-60029-9_50"},{"key":"6_CR20","volume-title":"SIS: A System for Sequential Circuit Synthesis","author":"E.M. Sentovich","year":"1992","unstructured":"E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, and A. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. University of California, Berkelay, May 1992. Memorandum No. UCB\/ERL M92\/41."},{"key":"6_CR21","unstructured":"A. Silberschatz and J.L. Peterson. Operating Systems Concepts. Addison-Wesley, 1988."},{"key":"6_CR22","unstructured":"J. Stewart, E. Dagless, D. Milford, and O. Miles. A Petri Net Based Framstore. In W. Moore and W. Luk, editors, International Workshop on Field Programmable Logic and Applications, pages 332\u2013342, 1991."},{"key":"6_CR23","unstructured":"K. Wiatr, J. Kasperek, and P.J. Rajda. Xilinx FPGA-based Frame-grabber for Image Pre-processing. In Proceedings of the 7th School \u2014 VLSI and ASIC Design, pages 273\u2013279. Format Publisher, 1995. ISBN 83-900859-3-3."}],"container-title":["Lecture Notes in Computer Science","Application and Theory of Petri Nets 1996"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61363-3_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T23:18:14Z","timestamp":1742599094000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61363-3_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540613633","9783540685050"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/3-540-61363-3_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}