{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:22:25Z","timestamp":1725664945668},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_11","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:14:53Z","timestamp":1330294493000},"page":"106-115","source":"Crossref","is-referenced-by-count":0,"title":["CAPpartx: Computer aided prototyping partitioning for Xilinx FPGAs, a hierarchical partitioning tool for rapid prototyping"],"prefix":"10.1007","author":[{"given":"Ulrike","family":"Ober","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-J\u00fcrgen","family":"Herpel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"11_CR1","doi-asserted-by":"crossref","unstructured":"P. Hsia, A. Davis, D. Kung: Status Report: Requirements Engineering; IEEE Software, Vol. 10, No. 6, Nov. 1993.","DOI":"10.1109\/52.241974"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"V. S. Gordon, J. M. Bieman: Rapid Prototyping: Lessons Learned; IEEE Software, pp. 85\u201395, January 1995.","DOI":"10.1109\/52.363162"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"S. Walters: Computer-Aided Prototyping for ASIC-Based Systems; IEEE Design & Test of Computers, pp. 543\u2013552, June 1991.","DOI":"10.1109\/54.82034"},{"key":"11_CR4","unstructured":"M. Garey, D. Johnson: Computers and Intractability; A Guide to the Theory of NP-Completeness, W.H. Freeman & Company, 1979."},{"key":"11_CR5","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","volume":"49","author":"B. W. Kernighan","year":"1970","unstructured":"B. W. Kernighan, S. Lin: An Efficient Heuristic Procedure for Partitioning Graphs; Bell System Technical Journal, 49:291\u2013307, 1970.","journal-title":"Bell System Technical Journal"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"C.M. Fiduccia, R. Mattheyses: A Linear Time Heuristic for Improving Network Partitions; Proc. of the 19th Annual Design Automation Conference, pp. 241\u2013247 (175\u2013181), July 1982.","DOI":"10.1109\/DAC.1982.1585498"},{"key":"11_CR7","unstructured":"C. Kring, A. R. Newton: A Cell Replicating Approach to Mincut-Based Circuit Partitioning; Proc. IEEE International Conference on Computer-Aided Design, Santa Clara, California, November 1991."},{"issue":"7","key":"11_CR8","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1109\/43.144852","volume":"11","author":"S. W. Hadley","year":"1992","unstructured":"S. W. Hadley, B. L. Mark, A. Vannelli: An Efficient Eigenvector Approach for Finding Netlist Partitions; IEEE Transactions on Computer-Aided Design, 11(7):885\u2013892, July 1992.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"L. Hagen, A. Kahng: Fast Spectral Methods for Ratio Cut Partitioning and Clustering; Proc. IEEE International Conference on Computer-Aided Design, Santa Clara, California, November 1991.","DOI":"10.1109\/ICCAD.1991.185177"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"J. Cong, L. Hagen, A. Kahng: Net Partitioning Yield Better Module Partitions; Proc. of the 29th ACM\/IEEE Design Automation Conference, pp 47\u201352, June 1992.","DOI":"10.1109\/DAC.1992.227863"},{"key":"11_CR11","unstructured":"M. R. Green, J. Supowit: Simulated Annealing without Rejected Moves; Digest International Conference on Computer Design, pp 658\u2013663, October 1984."},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"R. Kuznar, F. Brglez, K. Kozminski: Cost Minimisation of Partitions into Multiple Devices; IEEE\/ACM Proc. 30th Design Automation Conference, Dallas, Texas, June 14\u201318, 1993.","DOI":"10.1145\/157485.164910"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"R. Kuznar, F. Brglez, B. Zajc: Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect; 31th Design Automation Conference ACM\/IEEE, pp 238\u2013243, June 1994.","DOI":"10.1145\/196244.196364"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"U. Ober, M. Glesner: Multiway Netlist Partitioning onto FPGA-based Board Architectures; European Design Automation Conference, pp 150\u2013155, Brighton, UK, September 18\u201322, 1995","DOI":"10.1109\/EURDAC.1995.527401"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:09:39Z","timestamp":1605647379000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}