{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:22:25Z","timestamp":1725664945551},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_17","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:15:38Z","timestamp":1330294538000},"page":"166-175","source":"Crossref","is-referenced-by-count":1,"title":["Coherent demodulation with FPGAs"],"prefix":"10.1007","author":[{"given":"U.","family":"Meyer-B\u00e4se","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"17_CR1","unstructured":"E. Allmann and T. Wolf. Design and Implementation of a Full Digital Zero IF Receiver with FPGA and Floatingpoint DSP. Masterthesis ST 493, Institut f\u00fcr Datentechnik, TH-Darmstadt, 1991."},{"key":"17_CR2","unstructured":"R. Best. Theorie und Anwendung des Phase-locked Loops. AT Verlag, 1987."},{"key":"17_CR3","unstructured":"H. Choi. Effect of Gain and Phase Imbalance on the Performance of Lock Detector of Costas Loop. IEEE International Conference on Communications, Seattle, p. 218\u2013222, June 1987."},{"key":"17_CR4","unstructured":"F. Gardner. Phaselock Techniques. John Wiley, 1979."},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"H. Geschwinde. Einf\u00fchrung in die PLL-Technik. Vieweg, 1984.","DOI":"10.1007\/978-3-322-90622-9"},{"key":"17_CR6","unstructured":"J. Guyot and H. Schmitt. Implementation of a all digital Costas-Loop with FPGA for Coherent Demodulation of Low Frequency Signals. Mastherthesis DT 581, Institut f\u00fcr Datentechnik, TH-Darmstadt, 1993."},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"J. Holmes. Tracking-Loop Bias Due to Costas Loop Arm Filter Imbalance. IEEE Transactions on Communications, p. 2271\u20133, Oktober 1982.","DOI":"10.1109\/TCOM.1982.1095412"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"W. Lindsey and C. Chie. A Survey of Digital Phase-Locked Loops. Proceedings of the IEEE, p. 410\u2013431, April 1981.","DOI":"10.1109\/PROC.1981.11986"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"U. Meyer-B\u00e4se et al. Coordinate Rotation DIgital Computer (CORDIC) Synthesis for FPGA. In International Workshop on Field Programmable Logic and Applications, Prag, p. 397\u2013408, September 1994.","DOI":"10.1007\/3-540-58419-6_124"},{"key":"17_CR10","unstructured":"U. Meyer-B\u00e4se. The Use of Powerful Algorithms in the Realization of Universal Sampling Receivers in FPGA Technics. Ph.D. thesis, Institut f\u00fcr Datentechnik, TH-Darmstadt, 1995."},{"key":"17_CR11","unstructured":"U. Meyer-B\u00e4se. A New Class of Forced Response Stable Frequency Sampling Filter for Decimation and Interpolation. IEEE Transactions C&S, December 1995. submitted."},{"key":"17_CR12","unstructured":"D. McCarty. Digital PLL Suits FPGAs. Elektronic Design, p. 81, March 1992."},{"key":"17_CR13","doi-asserted-by":"crossref","unstructured":"A. Makarios and T. Tozer. False-Look Avoidance Scheme for Costas Loops. Electronics Letters, p. 490\u20132, July 1981.","DOI":"10.1049\/el:19810341"},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"A. Mararios and T. Tozer. False-Lock Performance Improvement in Costas Loops. IEEE Transactions on Communications, p. 2285\u201388, October 1982.","DOI":"10.1109\/TCOM.1982.1095421"},{"key":"17_CR15","unstructured":"R. Resch and P. Schreiner. Implementation of a All-Digital Phase-Locked Loop with Programmable Gate Arrays for Low Frequency FM Demodulation. Masterthesis ST 595, Institut f\u00fcr Datentechnik, TH-Darmstadt, 1993."},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"R. Sanneman and J. Rowbotham. Unlock Characteristics of the Optimum Type II Phase-Locked Loop. IEEE Transactions on Aerospace and navigational Electronics, p. 15\u201324, March 1964.","DOI":"10.1109\/TANE.1964.4502150"},{"key":"17_CR17","doi-asserted-by":"crossref","unstructured":"J. Stensby. False Lock in Costas Loops. Proceedings of the 20. Southeastern Symposium on System Theory, p. 75\u201379, March 1988.","DOI":"10.1109\/SSST.1988.17018"},{"key":"17_CR18","unstructured":"A. Viterbi. Principles of Coherent Communication. McGraw-Hill, 1966."},{"key":"17_CR19","unstructured":"Xilinx. Databook. XC2000, XC3000, and XC4000, 1993."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_17.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:35:50Z","timestamp":1619573750000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}