{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:22:32Z","timestamp":1725664952045},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_19","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T17:15:30Z","timestamp":1330276530000},"page":"185-192","source":"Crossref","is-referenced-by-count":0,"title":["Logic synthesis for FPGAs using a mixed exclusive-\/inclusive-OR form"],"prefix":"10.1007","author":[{"given":"Nigel","family":"Lester","sequence":"first","affiliation":[]},{"given":"Jonathan","family":"Saul","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"issue":"5","key":"19_CR1","doi-asserted-by":"crossref","first-page":"568","DOI":"10.1109\/12.223676","volume":"42","author":"D. Brand","year":"1993","unstructured":"D. Brand and T. Sasao. Minimization of AND-EXOR expressions using rewrite rules. IEEE Transactions on Computers, 42(5):568\u2013576, May 1993.","journal-title":"IEEE Transactions on Computers"},{"issue":"6","key":"19_CR2","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TCAD.1987.1270347","volume":"CAD-6","author":"R. Brayton","year":"1987","unstructured":"R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang. MIS: A multiple-level logic optimization system. IEEE Transactions on Computer-Aided Design, CAD-6(6):1062\u20131081, November 1987.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"19_CR3","unstructured":"R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang. Multilevel logic synthesis. Notes for lectures at Oxford Berkeley Summer Engineering Program, July 1989."},{"key":"19_CR4","unstructured":"M. Helliwell and M. Perkowski. A fast algorithm to minimize mixed polarity generalized Reed-Muller forms. In Proceedings of the 25th ACM\/IEEE Design Automation Conference, pages 427\u2013432. IEEE Computer Society Press, 1988."},{"key":"19_CR5","unstructured":"Nigel L. K. Lester. Logic Synthesis using Reed-Muller and SOP expressions. PhD thesis, University of Brisol, 1995."},{"key":"19_CR6","unstructured":"N.L.K. Lester and J. M. Saul. Technology mapping of mixed polarity Reed-Muller representations. In Proceedings of the European Conference on Design Automation. IEEE Computer Society Press, February 1993."},{"issue":"4","key":"19_CR7","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1049\/ip-e.1992.0051","volume":"139","author":"M. W. Riege","year":"1992","unstructured":"M. W. Riege and Ph. W. Besslich. Low-complexity synthesis of incompletely specified multiple-output mod-2 sums. IEE Proceedings Part E, Computers and Digital Techniques, 139(4):355\u2013362, July 1992.","journal-title":"IEE Proceedings Part E, Computers and Digital Techniques"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"J. M. Saul. An improved algorithm for the minimization of mixed polarity Reed-Muller representations. In Proceedings of the IEEE International Conference on Computer Design, pages 372\u2013375. IEEE Computer Society Press, September 1990.","DOI":"10.1109\/ICCD.1990.130257"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"J. M. Saul. An algorithm for the multi-level minimization of Reed-Muller representations. In Proceedings of the IEEE International Conference on Computer Design, pages 634\u2013637. IEEE Computer Society Press, October 1991.","DOI":"10.1109\/ICCD.1991.139990"},{"key":"19_CR10","unstructured":"J.M. Saul. Towards a mixed exclusive-\/inclusive-or factored form. In IFIP Workshop on Applications of the Reed-Muller Expansion in Circuit Design, pages 1\u20135, September 1993."},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"E.M. Sentovich, K.J. Singh, C. Moon, H. Savoj, R.K. Brayton, and A. Sangiovanni-Vincentelli. Sequential Circuit Design Using Synthesis and Optimization. In Proceedings of the International Conference on Computer Design, pages 328\u2013333. IEEE Computer Society Press, October 1992.","DOI":"10.1109\/ICCD.1992.276282"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:35:50Z","timestamp":1619559350000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}