{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:22:37Z","timestamp":1725664957716},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_3","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:15:56Z","timestamp":1330294556000},"page":"24-33","source":"Crossref","is-referenced-by-count":17,"title":["A framework for developing parametrised FPGA libraries"],"prefix":"10.1007","author":[{"given":"W.","family":"Luk","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Shirazi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Zhuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"issue":"No.1","key":"3_CR1","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1007\/BF00936945","volume":"12","author":"M. Aubury","year":"1996","unstructured":"M. Aubury and W. Luk, \u201cBinomial filters\u201d, Journal of VLSI Signal Processing, Vol. 12, No. 1, January 1996, pp. 35\u201350.","journal-title":"Journal of VLSI Signal Processing"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"P.Y.K. Cheung, W. Luk and P.I. Mackinlay, \u201cHardware-software cosynthesis for the Riley system\u201d, in Hardware-Software Cosynthesis for Reconfigurable Systems, IEE Digest 96\/036, 1996, pp. 10\/1\u201310\/5.","DOI":"10.1049\/ic:19960229"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"S. Churcher, T. Kean and B. Wilkie, \u201cThe XC6200 FastMap processor interface\u201d, in Field Programmable Logic and Applications, W. Moore and W. Luk (eds.), LNCS 975, Springer, 1995, pp. 36\u201343.","DOI":"10.1007\/3-540-60294-1_96"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"S. Guo and W. Luk, \u201cCompiling Ruby into FPGAs\u201d, in Field Programmable Logic and Applications, W. Moore and W. Luk (eds.), LNCS 975, Springer, 1995, pp. 188\u2013197.","DOI":"10.1007\/3-540-60294-1_112"},{"key":"3_CR5","unstructured":"G. Jones and M. Sheeran, \u201cCircuit design in Ruby,\u201d in Formal Methods for VLSI Design, J. Staunstrup (ed.), North-Holland, 1990, pp. 13\u201370."},{"key":"3_CR6","unstructured":"W. Luk, G. Jones and M. Sheeran, \u201cComputer-based tools for regular array design\u201d, in Systolic Array Processors, J. McCanny, J. McWhirter and E. Swartzlander (eds.), Prentice-Hall International, 1989, pp. 589\u2013598."},{"issue":"No.3","key":"3_CR7","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1016\/0167-9260(93)90014-4","volume":"14","author":"W. Luk","year":"1993","unstructured":"W. Luk, \u201cSystematic serialisation of array-based architectures\u201d, Integration, the VLSI Journal, Vol. 14, No. 3, February 1993, pp. 333\u2013360.","journal-title":"Integration, the VLSI Journal"},{"key":"3_CR8","unstructured":"W. Luk, \u201cSystematic pipelining of processor arrays,\u201d in Transformational Approaches to Systolic Design, G.M. Megson (ed.), Chapman and Hall Parallel and Distributed Computing Series, 1994, pp. 77\u201398."},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"W. Luk and T. Wu, \u201cTowards a declarative framework for hardware-software codesign\u201d, in Proc. Third International Workshop on Hardware\/Software Codesign, IEEE Computer Society Press, 1994, pp. 181\u2013188.","DOI":"10.1109\/HSC.1994.336708"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"W. Luk, \u201cA declarative approach to incremental custom computing\u201d, in Proc. IEEE Symposium on FPGAs for Custom Computing Machines, P. Athanas and K.L. Pocek (eds.), IEEE Computer Society Press, 1995, pp. 164\u2013172.","DOI":"10.1109\/FPGA.1995.477422"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"W. Luk, N. Shirazi and P.Y.K. Cheung, \u201cModelling and optimising run-time reconfigurable systems\u201d, in Proc. IEEE Symposium on FPGAs for Custom Computing Machines, K.L. Pocek and J. Arnold (eds.), IEEE Computer Society Press, 1996.","DOI":"10.1109\/FPGA.1996.564815"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:09:42Z","timestamp":1605647382000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}