{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:22:33Z","timestamp":1725664953709},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_30","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:15:56Z","timestamp":1330294556000},"page":"280-289","source":"Crossref","is-referenced-by-count":9,"title":["CCSimP \u2014 An instruction-level costum-configurable processor for FPLDs"],"prefix":"10.1007","author":[{"given":"Zoran","family":"Salcic","sequence":"first","affiliation":[]},{"given":"Bruce","family":"Maunder","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"Danecek J., Drapal F., Pluhacek A., Salcic Z., Servit M. A Simple Processor for Custom Computing Machines, Journal of Microcomputing Applications, Academic Press, 1995","DOI":"10.1006\/jmca.1994.1015"},{"key":"30_CR2","unstructured":"Gal T., Agusa K., Ohno Y. Educational Purpose Microprocessor Implemented with User-Programmable Gate Arrays, Field Programmable Logic and Applications, Vienna 1992"},{"key":"30_CR3","doi-asserted-by":"crossref","unstructured":"Gruenbacher H., Jaud A. JAPROC \u2014 A 8-bit Micro Controller Design and its Test Environment, Field Programmable Logic and Applications, Vienna 1992","DOI":"10.1007\/3-540-57091-8_39"},{"key":"30_CR4","doi-asserted-by":"crossref","unstructured":"Salcic Z SimP \u2014 A Simple Custom-Configurable Processor Implemented in FPGA, Auckland University Dept. of EEE Internal Report, 1996","DOI":"10.1007\/978-1-4615-6125-5_6"},{"key":"30_CR5","unstructured":"Salcic Z, Maunder B SimP \u2014 a Core for FPLD-based Custom-Configurable Processors, Accepted for Intn'l 1996 ASIC Conference-ASICON, Shanghai 1996"},{"key":"30_CR6","unstructured":"Wirthlin M J, Hutchings B L, Gilson K L The Nano Processor: a Low Resource Reconfigurable Processor, IEEE Workshop on FPGAs for Custom Computing Machines, 1994, IEEE Computer Soc. Press, 1994"},{"key":"30_CR7","unstructured":"Wirthlin M J, Hutchings A Dynamic Instruction Set Computer, IEEE Symposium on FPGAs for Custom Computing Machines, 1995"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Wollan V. A Design Methodology Achieving Fast Development Cycles for Complex VLSI Architectures, EURO ASIC Conference, Paris 1993","DOI":"10.1109\/EDAC.1993.386421"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_30.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:09:43Z","timestamp":1605647383000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}