{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:22:44Z","timestamp":1725664964690},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_4","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T17:16:22Z","timestamp":1330276582000},"page":"34-43","source":"Crossref","is-referenced-by-count":3,"title":["FACT: Co-evaluation environment for FPGA architecture and CAD system"],"prefix":"10.1007","author":[{"given":"Toshiaki","family":"Miyazaki","sequence":"first","affiliation":[]},{"given":"Akihiro","family":"Tsutsui","sequence":"additional","affiliation":[]},{"given":"Kenji","family":"Ishii","sequence":"additional","affiliation":[]},{"given":"Naohisa","family":"Ohta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Tsutsui A., Miyazaki T., Yamada K., and Ohta N., \u201c Special Purpose FPGA for High-speed Digital Telecommunication Systems\u201d, Proc. ICCD'95, pp. 486\u2013491, October 1995.","DOI":"10.1109\/ICCD.1995.528912"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Amerson R., Carter R.J., Culbertson W.B., Kuekes P., and Snider G., \u201cTeramac \u2014 Configurable Custom Computing,\u201d Proc. FCCM'95, pp. 32\u201338, Napa CA, April 1995.","DOI":"10.1109\/FPGA.1995.477406"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Brown S.D., Francis R.J., Rose J. and Vranesic Z.G., \u201cField-Programmable Gate Arrays,\u201d Kluwer Academic Publishers, 1992.","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Takashima Y., Takahashi A., and Kajitani Y., \u201cDetailed-Routability of FPGAs with Extremal Switch-Block Structures,\u201d Proc. ED&TC'96, Paris, March 1996.","DOI":"10.1109\/EDTC.1996.494142"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Albaharna O.T., Cheung P.Y.K., and Clarke T.J., \u201cArea & Time Limitations of FPGA-based Virtual Hardware,\u201d Proc. ICCD'94, pp. 184\u2013189, October 1994.","DOI":"10.1109\/ICCD.1994.331884"},{"key":"4_CR6","unstructured":"Xilinx Inc., \u201cXACT Reference Guide, Volume III,\u201d 1994."},{"key":"4_CR7","unstructured":"Zuken Inc., \u201cCR-5000 Brochure,\u201d 1994."},{"key":"4_CR8","unstructured":"Xilinx Inc., \u201cThe Field Programmable Gate Array Data Book,\u201d 1994."},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Tsutsui A., and Miyazaki T., \u201cAn Efficient Design Environment and Algorithms for Transport Processing FPGA,\u201d Proc. VLSI'95, pp. 791\u2013798, August 30\u2013September 1 1995.","DOI":"10.1109\/ASPDAC.1995.486404"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:35:57Z","timestamp":1619559357000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}