{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:20:38Z","timestamp":1742617238126,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_40","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:16:02Z","timestamp":1330294562000},"page":"366-370","source":"Crossref","is-referenced-by-count":2,"title":["A new FPGA technology mapping approach by cluster merging"],"prefix":"10.1007","author":[{"given":"Kang","family":"Yi","sequence":"first","affiliation":[]},{"given":"Chu-Shik","family":"Jhon","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"40_CR1","doi-asserted-by":"crossref","unstructured":"R. Murgai, Y. Nishizaki, N. Shenoy, R. K. Brayton and A. Sangiovanni-Vincentelli, \u201cLogic Synthesis for Programmable Gate Arrays\u201d, Proc 27th Design Automation Conference, pp. 620\u2013625, June 1990.","DOI":"10.1145\/123186.123421"},{"key":"40_CR2","doi-asserted-by":"crossref","unstructured":"R. Murgai, R. K. Brayton, and A. Sangiovanni-Vincentelli, \u201cAn Improved Synthesis Algorithm for Multiplexor-based PGA's\u201d, Proc 29th Design Automation Conference, pp. 380\u2013386, 1992.","DOI":"10.1109\/DAC.1992.227774"},{"key":"40_CR3","doi-asserted-by":"crossref","unstructured":"S. Ercolani and G. D. Micheli, \u201cTechnology Mapping for Electrically Programmable Gate Arrays\u201d, Proc. 28th Design Automation Conference, pp. 234\u2013239, June 1991.","DOI":"10.1145\/127601.127671"},{"key":"40_CR4","doi-asserted-by":"crossref","unstructured":"K. Karplus, \u201cA-map: A Technology Mapper for Selector-based Field Programmable Gate Arrays\u201d, Proc. 28th Design Automation Conference, pp. 244\u2013247, June 1991.","DOI":"10.1145\/127601.127673"},{"key":"40_CR5","unstructured":"Actel Inc. The Actel FPGA Data Book, Sunnyvale, Califonia, 1993"},{"key":"40_CR6","unstructured":"M. R. Garey and D. S. Johnson, Computers and Intractability, Freeman, 1979."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_40.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T23:24:31Z","timestamp":1742599471000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_40","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}