{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:20:35Z","timestamp":1742617235458,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_43","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:16:17Z","timestamp":1330294577000},"page":"381-388","source":"Crossref","is-referenced-by-count":2,"title":["Metastability characteristics testing for programmable logic design"],"prefix":"10.1007","author":[{"given":"Branka Medved","family":"Rogina","sequence":"first","affiliation":[]},{"given":"Karolj","family":"Skala","sequence":"additional","affiliation":[]},{"given":"Bo\u017eidar","family":"Vojnovi\u0107","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"43_CR1","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1109\/TC.1976.5009227","volume":"25","author":"M. Pechou\u010dek","year":"1976","unstructured":"M. Pechou\u010dek: Anomalous Response Time of Input Synchronizers. IEEE Transactions on Computers, Vol. 25, February 1976, pp. 133\u2013139.","journal-title":"IEEE Transactions on Computers"},{"key":"43_CR2","first-page":"67","volume":"No. 67","author":"J. Beaston","year":"1986","unstructured":"J. Beaston and R. S. Tetrick: Design Confront Metastability in Broadband and Buses. Computer Design, No. 67, March 1986, pp. 67\u201371.","journal-title":"Computer Design"},{"key":"43_CR3","unstructured":"E. Mayer: Tools help eliminate PLD timing errors. Computer Design, April 1990, pp. 55\u201364."},{"key":"43_CR4","first-page":"7.1","volume":"2","author":"R. K. Breuninger","year":"1985","unstructured":"R. K. Breuninger and K. Frank: Metastable Characteristics of Texas Instruments Advanced Bipolar Logic Families. The TTL Data Book, Vol. 2, 1985, 7.1\u20137.8.","journal-title":"The TTL Data Book"},{"key":"43_CR5","first-page":"16\/2","volume-title":"Profession Program Session, Record 16, Wescon 87","author":"K. Nootbaar","year":"1987","unstructured":"K. Nootbaar: Design, testing and application of a metastable-hardened flip-flop. Profession Program Session, Record 16, Wescon 87, November 1987, pp. 16\/2, Electronic Conventions Management, Los Angeles, California 90045."},{"key":"43_CR6","unstructured":"T.C. Tang: Experimental Studies of Metastability Behaviors of Sub-Micron CMOS ASIC Flip Flops. LSI Logic."},{"key":"43_CR7","doi-asserted-by":"crossref","first-page":"680","DOI":"10.1109\/23.256640","volume":"40","author":"D.C. Doughty","year":"1993","unstructured":"D.C. Doughty and S. Lemon: Asynchronous Inputs and Flip-Flop Metastability in the CLAS Trigger at CEBAF. IEEE Transactions on Nuclear Science, Vol. 40, August 1993, pp. 680\u2013684.","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"43_CR8","doi-asserted-by":"crossref","unstructured":"B. Medved Rogina and B. Vojnovi\u0107: Metastability Evaluation Method by Propagation Delay Distribution Measurement. Proceedings of the Fourth Asian Test Symposium, Bangalore, India, November 1995, pp. 40\u201344.","DOI":"10.1109\/ATS.1995.485314"},{"key":"43_CR9","doi-asserted-by":"crossref","first-page":"1207","DOI":"10.1109\/TC.1983.1676187","volume":"32","author":"T.J. Chaney","year":"1983","unstructured":"T.J. Chaney: Measured Flip-Flop Responses to Marginal Triggering. IEEE Transactions on Computers, Vol. 32, December 1983, pp. 1207\u20131209.","journal-title":"IEEE Transactions on Computers"},{"key":"43_CR10","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/4.16314","volume":"24","author":"J. U. Horstmann","year":"1989","unstructured":"J. U. Horstmann, H. W. Eichel and R. L. Coates: Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test. IEEE Journal of Solid-State Circuits, Vol. 24, 1989, pp. 146\u2013157.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"43_CR11","first-page":"63","volume":"2","author":"K. Skala","year":"1992","unstructured":"K. Skala: Optical Information Driven Configurable Hardware. Optical Computing and Processing, Vol. 2, 1992, pp. 63\u201365.","journal-title":"Optical Computing and Processing"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_43.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T23:24:32Z","timestamp":1742599472000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_43","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}