{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:22:32Z","timestamp":1725664952566},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_47","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:16:14Z","timestamp":1330294574000},"page":"405-409","source":"Crossref","is-referenced-by-count":0,"title":["FPGA design migration: Some remarks"],"prefix":"10.1007","author":[{"given":"V.","family":"Tchoumatchenko","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Vassileva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Guyot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"47_CR1","doi-asserted-by":"crossref","unstructured":"Chen, I.N. & Willoner, R. An O(n) Parallel Multiplier with Bit-Sequential Input and Output. IEEE Trans. Comput., vol.C-28, 1979.","DOI":"10.1109\/TC.1979.1675239"},{"key":"47_CR2","doi-asserted-by":"crossref","unstructured":"Sips, H.J. Comments on \u201cAn O(n) Parallel Multiplier with Bit-Sequential Input and Output\u201d. IEEE Trans. Comput., vol.C-31, 1982.","DOI":"10.1109\/TC.1982.1676000"},{"key":"47_CR3","unstructured":"Xilinx. The Programmable Logic Data Book, 1994 Second edition."},{"key":"47_CR4","unstructured":"Dresig, F.; Rettig, O. & Baitinger, U.G. \u201cLogic Synthesis for Universal Logic Cells\u201d in FPGAs \u2014 W.R. Moore & W. Luk (eds.), Abingdon EE&CS Books, 1991."},{"key":"47_CR5","unstructured":"Altera Data Book. Altera Corp., 1993."},{"key":"47_CR6","unstructured":"Sim\u00f5es, S.A. etal. Advanced CMOS Gate Array Personalized by One Metal Level. Congress of the Brazilian Microelectronics Society. Proceedings. S\u00e3o Paulo, 1992."},{"key":"47_CR7","unstructured":"PREP Benchmarks for Programmable Logic Devices., Altera Corp., 1993."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_47.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:09:46Z","timestamp":1605647386000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}