{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:22:37Z","timestamp":1725664957178},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_49","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:16:06Z","timestamp":1330294566000},"page":"415-424","source":"Crossref","is-referenced-by-count":1,"title":["The implementation of a field programmable logic based co-processor for the acceleration of discrete event simulators"],"prefix":"10.1007","author":[{"given":"A.","family":"Touhafi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Brissinck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E. F.","family":"Dirkx","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"49_CR1","unstructured":"A.Touhafi,Thesis:Design and implementation of hardware for Parallel Discrete Event Simulators, V.U.B. TW-INFO"},{"key":"49_CR2","doi-asserted-by":"crossref","unstructured":"Michael J. Fisher and Michael S. Paterson; Fishspear a Priority Queue Algorithm. Parallel computing magazine (january 1994).","DOI":"10.1145\/174644.174645"},{"key":"49_CR3","unstructured":"Kay Hwang and Faye A. Briggs; Computer Architecture and Parallel Processing, Section 10.3.2:Mapping Algorithms into VLSI Arrays. Mc Graw Hill International edition."},{"key":"49_CR4","unstructured":"Kay Hwang and Faye A. Briggs; Computer Architecture and Parallel Processing, Section 3:Principles of Pipelining and Vector Processing. McGraw-Hill International Edition."},{"key":"49_CR5","doi-asserted-by":"crossref","unstructured":"Sleator D.D. and Tarjan R.E.; Self Adjusting Binary Trees. Proceedings of the 15th Anual ACM.","DOI":"10.1145\/800061.808752"},{"key":"49_CR6","unstructured":"Computer Structures Principles and Examples, Chapter 19:R. M. Tomasulo, An effcient Algorithm for Exploiting Multiple Arithmetic Units. McGraw-Hill Computer Science Series."},{"key":"49_CR7","unstructured":"Xilinx, The Programmable Logic Data Book 1994."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_49.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:09:46Z","timestamp":1605647386000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_49"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_49","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}