{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:19:00Z","timestamp":1742617140897,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_5","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:16:00Z","timestamp":1330294560000},"page":"44-54","source":"Crossref","is-referenced-by-count":5,"title":["An universal CLA adder generator for SRAM-based FPGAs"],"prefix":"10.1007","author":[{"given":"J\u00f6rn","family":"Stohmann","sequence":"first","affiliation":[]},{"given":"Erich","family":"Barke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"5_CR1","unstructured":"Xilinx \u2014 X-BLOX \u2014 User Guide. 1994"},{"key":"5_CR2","unstructured":"Synopsys \u2014 DesignWare Components Databook, Version 3.1b, 1994"},{"key":"5_CR3","unstructured":"S. Riedel, H.-J. Brand, D. M\u00fcller: \u201cEntwicklung und Implementierung eines Algorithmus zur parametergesteuerten Generierung von Z\u00e4hlernetzlisten\u201d, 2. GI\/ITG Workshop \u201cAnwenderprogrammierbare Schaltungen\u201d, Karlsruhe, pp. 93\u201399, 1995"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"A. R. Naseer, M. Balakrishnan, A. Kumar: \u201cAn Efficient Technique for Mapping RTL Structures onto FPGAs\u201d, Proc. 4th Int. Workshop on FPGAs, FPL'94, pp. 99\u2013110, 1994","DOI":"10.1007\/3-540-58419-6_73"},{"key":"5_CR5","unstructured":"Xilinx \u2014 The Programmable Gate Array Data Book, 1994"},{"key":"5_CR6","unstructured":"F. Dresig, O. Rettig, U. Baitinger: \u201cLogic Synthesis for Universal Logic Cells\u201d, in \u201cFPGAs\u201d, W. R. Moore & Luk (eds.), Abingdon EE&CS Books, pp. 179\u2013190 1991"},{"key":"5_CR7","unstructured":"K. Hwang: \u201cComputer Arithmetic \u2014 Principles, Architecture, and Design\u201d, John Wiley & Sons, 1979"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"M. J. Alexander, J. P. Cohoon, J. L. Ganley, G. Robins: \u201cPerformance-Oriented Placement and Routing for Field-Programmable Gate Arrays\u201d, IEEE Proc. of European Design Automation Conf., Brighton, pp. 80\u201385, 1995","DOI":"10.1109\/EURDAC.1995.527391"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"K. Zhu, D. F. Wong: \u201cClock Skew Minimization During FPGA Placement\u201d, Proc. of ACM\/IEEE Design Automation Conf.,San Diego, pp. 232\u2013237, 1994","DOI":"10.1145\/196244.196362"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T23:24:42Z","timestamp":1742599482000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}