{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:22:38Z","timestamp":1725664958880},"publisher-location":"Berlin, Heidelberg","reference-count":56,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617303"},{"type":"electronic","value":"9783540706700"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61730-2_7","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:17:00Z","timestamp":1330294620000},"page":"65-76","source":"Crossref","is-referenced-by-count":10,"title":["Costum computing machines vs. Hardware\/Software Co-Design: From a globalized point of view"],"prefix":"10.1007","author":[{"given":"Reiner W.","family":"Hartenstein","sequence":"first","affiliation":[]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[]},{"given":"Rainer","family":"Kress","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"7_CR1","unstructured":"A. Postula, D. Abramson, P. Logothethis: Synthesis for Prototyping of Application-specific Processors; Proc. 3rd Asia Pacific Conf. on Hardware Description Languages (APCHDL'96), Bangalore. India, Jan. 1996"},{"key":"7_CR2","unstructured":"H. Akaboshi, H. Yasuura: COACH: A Computer Aided Design Tool for Computer Architects; IEICE Trans. Fundamentals, Vol. E76-A, No. 10, Oct. 1993"},{"key":"7_CR3","first-page":"316","volume-title":"Splash-2","author":"J. M. Arnold","year":"1992","unstructured":"J. M. Arnold, D. A. Buell, E.G. Davis: Splash-2; 4th Annual ACM Symposium on Parallel Algorithms and Architectures (SPPA '92), pp. 316\u2013322, ACM Press, San Diego, CA, June\/July 1992"},{"key":"7_CR4","volume-title":"The Splash 2 Software Environment","author":"J. M. Arnold","year":"1993","unstructured":"J. M. Arnold: The Splash 2 Software Environment; IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'93, IEEE Computer Society Press, Napa, CA, April 1993"},{"key":"7_CR5","volume-title":"Lecture Notes in Computer Science","author":"A. Ast","year":"1994","unstructured":"A. Ast, J. Becker, R. W. Hartenstein, R. Kress, H. Reinig, K. Schmidt: Data-procedural Languages for FPL-based Machines; 4th Int. Workshop on Field Programmable Logic and Appl., FPL'94, Prague, Sept. 7\u201310, 1994, Lecture Notes in Computer Science, Springer, 1994"},{"key":"7_CR6","unstructured":"P. Athanas: A Adaptive Machine Architecture and Compiler for Dynamic Processor Reconfiguration; Ph.D. Thesis, Brown University, May 1992"},{"key":"7_CR7","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/2.204677","volume":"26","author":"P. Athanas","year":"1993","unstructured":"P. Athanas, H Silverman: Processor Reconfiguration Through Instruction-Set Metamorphis; IEEE Computer, Vol. 26, pp. 11\u201318; March 1993","journal-title":"IEEE Computer"},{"key":"7_CR8","unstructured":"J. P. Bennett: A Methodology for Automated Design of Computer Instruction Sets; Ph. D. thesis, University of Cambridge, Computer Laboratory, 1988"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"P. Bertin, D. Roncin, J. Vuillemin: Programmable Active Memories: a Performance Assessment; DIGITAL PRL Research Report 24, DIGITAL Paris Research Laboratory, March 1993","DOI":"10.1007\/3-540-56731-3_12"},{"key":"7_CR10","volume-title":"PAM Programming Environments: Practice and Experience","author":"P. Bertin","year":"1994","unstructured":"P. Bertin, Herv\u00e9 Touati: PAM Programming Environments: Practice and Experience; IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'94, IEEE Computer Society Press, Napa, CA, April 1994"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"P. Bose, E. Davidson: Design of Instruction Set Architectures for Support of High Level Languages; Proc. of the 11th Annual Int. Symposium on Computer Architecture, 1984","DOI":"10.1145\/800015.808183"},{"key":"7_CR12","unstructured":"N. N.: Brigham Young University Reconfigurable Logic Lab Bibliography; e-mail: wirthlin@fpga.ee.byu.edu, 1995"},{"key":"7_CR13","volume-title":"Hardware\/Software Co-Design","author":"K. Buchenrieder","year":"1995","unstructured":"K. Buchenrieder: Hardware\/Software Co-Design; IT Press, Chicago 1995"},{"key":"7_CR14","volume-title":"Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'95","author":"D. A. Buell","year":"1995","unstructured":"D. A. Buell, K. Pocek: Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'95, IEEE Computer Society Press, Napa, CA, April 1995"},{"key":"7_CR15","unstructured":"P. K. Chan: A Field-Programmable Prototyping Board: XC4000 BORG User's Guide; UCSRC-CRL-94-18, April 1994"},{"key":"7_CR16","unstructured":"S. Casselman, J. Schewel, M. Thornburg: H.O.T. (Hardware Object Technology) Programming Tutorial; Release 1, Virtual Computer Corporation, January 1995"},{"key":"7_CR17","volume-title":"Implementation of a Parallel VLSI Linear Convolution Architecture Using the EVC1","author":"H.A. Chow","year":"1995","unstructured":"H.A. Chow, S. M. Casselman, H. M. Alunuweiri: Implementation of a Parallel VLSI Linear Convolution Architecture Using the EVC1; IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'95, IEEE Computer Society Press, Napa, CA, April 1995"},{"key":"7_CR18","volume-title":"Ph. D. thesis","author":"H. Corporaal","year":"1995","unstructured":"Henk Corporaal: Transport Triggered Architectures; Ph. D. thesis, Tech. University of Delft, Holland, 1995"},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"Henk Corporaal, Paul van der Arend: MOVE32INT, a Sea of Gates realization of a high performance Transport Triggered Architecture; Microprocessing and Microprogramming vo. 38, pp. 53\u201360, North-Holland, 1993","DOI":"10.1016\/0165-6074(93)90125-5"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Henk Corporaal: Evaluating Transport Triggered Architectures for scalar applications; Transport Triggered Architecture; Microprocessing and Microprogramming vo. 38, pp. 45\u201352, North-Holland, 1993","DOI":"10.1016\/0165-6074(93)90124-4"},{"key":"7_CR21","unstructured":"B. K. Fawcett: FPGAs as Configurable Computing Elements; Int'l Worksh. on Reconfigurable Architectures, @ ISPS'95 \u2014 9th Int'l Parallel Processing Symposium, Santa Barbara, 24.\u201329. April 1995"},{"key":"7_CR22","volume-title":"Technical Report CSRI-306","author":"D. Galloway","year":"1994","unstructured":"D. Galloway, D. Karchmer, P. Chow, D. Lewis, J. Rose: The Transmogrifier: The University of Toronto Field-Programmable System; Technical Report CSRI-306, Computer Sys. Res. Inst., Univ. of Toronto, Canada, June 1994"},{"key":"7_CR23","unstructured":"M. Gokhale, B. Holmes, A. Kopser, D. Kunze, D. Lopresti, S. Lucas, R. Minich, P. Olsen: SPLASH: A Reconfigurable Linear Logic Array; International Conference on Parallel Processing, pp. I526\u2013I532, 1990"},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweely, D. Lopresti: Building and Using a Highly Parallel Programmable Logic Array; IEEE Computer, Vol. 24, No. 1, IEEE Computer Society Press, January 1991","DOI":"10.1109\/2.67197"},{"key":"7_CR25","volume-title":"FPGA Computing in a Data Parallel C; FCCM'93","author":"M. Gokhale","year":"1993","unstructured":"M. Gokhale, R. Minnich: FPGA Computing in a Data Parallel C; FCCM'93, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1993, IEEE CS Press 1993"},{"key":"7_CR26","volume-title":"Programmable Chips in Consumer Electronics and Telecommunications","author":"G. Goossens","year":"1995","unstructured":"G. Goossens, J. van Praet, D. Lanneer, W. Geurts, F. Thoen: Programmable Chips in Consumer Electronics and Telecommunications; NATO ASI in Hardware\/Software Co-Design, Tremezzo, Italy, June 19\u201330, 1995"},{"key":"7_CR27","unstructured":"S. A. Guccione: List of FPGA-based Computing Machines; guccione@ccwf.cc.utexas.edu, last updated: June 2, 1995"},{"key":"7_CR28","doi-asserted-by":"crossref","unstructured":"R. Gupta: Cosynthesis of Hardware and Software for Digital Embedded Systems; Kluwer 1995","DOI":"10.1007\/978-1-4615-2287-4"},{"key":"7_CR29","doi-asserted-by":"crossref","unstructured":"R. Gupta, G. de Micheli: Hardware\/Software Co-Synthesis for Digital Systems; IEEE D&T of Computers, Sept. 1993","DOI":"10.1109\/54.232470"},{"key":"7_CR30","doi-asserted-by":"crossref","unstructured":"F. M. Haney: ISDS \u2014 A program that designs computer instruction sets; Fall Joint Computer Conference, 1969","DOI":"10.1145\/1478559.1478630"},{"key":"7_CR31","volume-title":"MoM \u2014 a partly custom-designed architecture compared tzo standara hardware","author":"R. Hartenstein","year":"1989","unstructured":"R. Hartenstein, A. Hirschbiel, M. Weber: MoM \u2014 a partly custom-designed architecture compared tzo standara hardware; Proc. COMP EURO, Hamburg, Germany, 1989; IEEE Press 1989"},{"key":"7_CR32","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, M. Riedm\u00fcller, K. Schmidt, M. Weber: A Novel ASIC Design Apoproach based on a New Machine Paradigm; IEEE Journal of Solide State Circuits, July 1991","DOI":"10.1109\/4.92017"},{"issue":"92","key":"7_CR33","first-page":"181","volume":"7","author":"R. Hartenstein","year":"1991","unstructured":"R. Hartenstein, A. Hirschbiel, K. Schmidt, M. Weber: A novel Paradigm of Parallel Computation and its Use to implement Simple High-Performance Hardware; Future Generation Computing Systems 7 (1991\/92), p. 181\u2013198","journal-title":"Future Generation Computing Systems"},{"key":"7_CR34","unstructured":"R. Hartenstein et al.: Custom Computing Machines (invited opening keynote); Proc. DMM'95 \u2014 Int'l Symp. on Design Methodologies in Microelectronics, Smolenice Castle, Slovakia, September 1995"},{"key":"7_CR35","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, J. Becker, R. Kress, H. Reinig: High-Performance Computing Using a Reconfigurable Accelerator; CPE Journal, Special Issue of Concurrency: Practice and Experience, John Wiley & Sons Ltd., 1996","DOI":"10.1002\/(SICI)1096-9128(199607)8:6<429::AID-CPE252>3.0.CO;2-9"},{"key":"7_CR36","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, J. Becker, R. Kress: An Embedded Accelerator for Real Time Image Processing; 8th EUROMICRO Workshop on Real Time Systems, L'Aquila, Italy, June 1996","DOI":"10.1109\/EMWRTS.1996.557821"},{"key":"7_CR37","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, J. Becker, R. Kress: Two-Level Hardware\/Software Partitioning Using CoDe-X; Int. IEEE Symp. on Engineering of Computer Based Systems (ECBS), Friedrichshafen, Germany, March 1996","DOI":"10.1109\/ECBS.1996.494566"},{"key":"7_CR38","volume-title":"Mapping Systolic Arrays onto the Map-oriented Machine (MoM)","author":"R. Hartenstein","year":"1989","unstructured":"R. Hartenstein, A. Hirschbiel, M. Weber: Mapping Systolic Arrays onto the Map-oriented Machine (MoM); 3rd Int. Conf. on Systolic Arrays, Killarney, Ireland, Prentice-Hall, May 1989"},{"key":"7_CR39","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, R. Kress: A Datapath Synthesis System for the Reconfigurable Datapath Architecture; Asia and South Pacific Design Aut. Conf., ASP-DAC'95, Nippon Convention Center, Makuhari, Chiba, Japan, Aug. 29\u2013Sept. 1, 1995","DOI":"10.1145\/224818.224959"},{"key":"7_CR40","unstructured":"A. Hirschbiel: A Novel Processor Architecture Based on Auto Data Sequencing and Low Level Parallelism; Ph.D. Thesis, University of Kaiserslautern, 1991"},{"key":"7_CR41","doi-asserted-by":"crossref","unstructured":"D. T. Hoang: Searching Genetic Databases on Splash 2; Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'93, Napa, CA, pp. 185\u2013191, April 1993","DOI":"10.1109\/FPGA.1993.279464"},{"key":"7_CR42","volume-title":"Enable++: A second generation FPGA processor; FCCM'95","author":"H. H\u00f6gl","year":"1995","unstructured":"H. H\u00f6gl, H. Kugel, J. Ludvig, R. M\u00e4nner, K. H. Noffz, R. Zoz: Enable++: A second generation FPGA processor; FCCM'95, IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1995, IEEE CS Press 1995"},{"key":"7_CR43","doi-asserted-by":"crossref","unstructured":"Ing-Jer Huang, A. Despain: Synthesis of Application Specific Instruction Sets; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 6, June 1995","DOI":"10.1109\/43.387728"},{"key":"7_CR44","unstructured":"A. Koch, U. Golze: A Universal Co-processor for Workstations; in: W. Moore, W. Luk (eds.): More FPGAs, Abbington EE&CS Books 1993"},{"key":"7_CR45","unstructured":"A. Koch, U. Golze: A Universal Co-processor for Workstations; Proc. FPL'93 \u2014 Field-programmable Logic and Applications, Oxford, UK 1993"},{"key":"7_CR46","unstructured":"R. Kress: A Fast Reconfigurable ALU for Xputers; Ph.D. Thesis, University of Kaiserslautern, 1996"},{"key":"7_CR47","unstructured":"P. Marwedel: Code Generation for Embedded Processors: An Introduction; Proc. of IFIP International Workshop on Logic and Architecture Synthesis, Grenoble, France, Dec. 1995"},{"key":"7_CR48","unstructured":"P. Marwedel, G. Goossens (ed.): Code generation for embedded processors, Kluwer Academic Publ. 1995"},{"key":"7_CR49","unstructured":"N. N.: WILDFIRE Custom Configurable Computer WAC4010\/16; Document # 11502-0000, Rev. C, Annapolis Micro Systems, Inc., April 1995"},{"key":"7_CR50","unstructured":"N.N.: EVC-1 Info 1.1; Virtual Computer Corporation, 1994"},{"key":"7_CR51","volume-title":"Fine grain parallelism on a MIMD machine using FPGAs","author":"F. Raimbault","year":"1993","unstructured":"F. Raimbault, D. Lavenier, S. Rubini, B. Pottier: Fine grain parallelism on a MIMD machine using FPGAs; FCCM'93, IEEE Worksh. on FPGAs for Custom Computing Machines, Napa, CA, April 1993; IEEE CS Press 1993"},{"key":"7_CR52","unstructured":"H. Reinig: A Scalable System Architecture for Custom Computing; Ph.D. Thesis (in prep.) Kaiserslautern, 1996"},{"key":"7_CR53","doi-asserted-by":"crossref","unstructured":"J. Sato, M. Imai, T. Hakata, A. Y. Alomary, N. Hikichi: An Integrated Design Environment for Application Specific Integrated Processor; Proc. of IEEE Int'l Conf. on Computer Design: ICCD 1991, pp. 414\u2013417, Oct. 1991","DOI":"10.1109\/ICCD.1991.139933"},{"key":"7_CR54","unstructured":"K. Schmidt: A Program Partitioning, Restructuring, and Mapping Method for Xputers; Ph.D. Thesis, Kaiserslautern 1994"},{"key":"7_CR55","unstructured":"A. Smith, M. Wazlowski, L. Agarwal, T. Lee, E. Lam, P. Athanas, H. Silverman, S. Ghosh: PRISM-II: Compiler and Architecture; FCCM'93, IEEE Worksh. on FPGAs for Custom Computing Machines, IEEE CS Press 1993"},{"key":"7_CR56","unstructured":"M. Weber: An Application Development Method for Xputers; Ph.D. Thesis, Univ. of Kaiserslautern, 1990"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic Smart Applications, New Paradigms and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61730-2_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:09:47Z","timestamp":1605647387000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61730-2_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617303","9783540706700"],"references-count":56,"URL":"https:\/\/doi.org\/10.1007\/3-540-61730-2_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}