{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:23:13Z","timestamp":1725664993694},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617723"},{"type":"electronic","value":"9783540706779"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61772-8_40","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T17:22:52Z","timestamp":1330276972000},"page":"214-229","source":"Crossref","is-referenced-by-count":2,"title":["On the yield of VLSI processors with on-chip CPU cache"],"prefix":"10.1007","author":[{"given":"D.","family":"Nikolos","sequence":"first","affiliation":[]},{"given":"H. T.","family":"Vergos","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Koren I. and Singh A.D., \u201cFault Tolerance in VLSI Circuits\u201d, IEEE Computer, pp. 73\u201383, July 1990.","DOI":"10.1109\/2.56854"},{"key":"14_CR2","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1147\/rd.243.0398","volume":"20","author":"C. H. Stapper","year":"1980","unstructured":"Stapper C. H., Mc Laren A. N. and Dreckmann M., \u201cYield Model for Productivity Optimization of VLSI Memory Chips with redundancy and Partially Good Product\u201d, IBM Journal of Research and Development, Vol. 20, 1980, pp. 398\u2013409.","journal-title":"IBM Journal of Research and Development"},{"key":"14_CR3","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1007\/978-1-4615-6799-8_22","volume-title":"Defect and Fault Tolerance in VLSI Systems","author":"C. H. Stapper","year":"1989","unstructured":"Stapper C. H., \u201cBlock Alignment: A Method for Increasing the Yield of Memory Chips that are Partially Good\u201d, Defect and Fault Tolerance in VLSI Systems, I. Koren (ed.), pp. 243\u2013255, New York: Plenum, 1989."},{"key":"14_CR4","unstructured":"\u201cPowerPC 601 \u2014 RISC Microprocessor User's Manual\u201d Motorola Semiconductor Ttechnical Data Book, Motorola 1993."},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Miraburi S. at. al., \u201c The MIPS R4000 Processor\u201d, IEEE Micro, April 1992, pp. 10\u201322.","DOI":"10.1109\/40.127580"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Edmodson J. H. et. al., \u201c Superscalar Instruction Execution in the 21164 Alpha Microprocessor\u201d, IEEE Micro, April 1995, pp. 33\u201343.","DOI":"10.1109\/40.372349"},{"issue":"no.4","key":"14_CR7","doi-asserted-by":"crossref","first-page":"484","DOI":"10.1109\/12.21141","volume":"38","author":"G. Sohi","year":"1989","unstructured":"Sohi G., \u201cCache Memory Organization to Enhance the Yield of High-Performance VLSI Processors\u201d, IEEE Transactions on Computers, vol. 38, no. 4, pp. 484\u2013492, April 1989.","journal-title":"IEEE Transactions on Computers"},{"issue":"no.3","key":"14_CR8","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/12.210168","volume":"42","author":"A. F. Pour","year":"1993","unstructured":"Pour A. F. and Hill M. D., \u201cPerformance Implications of Tolerating Cache Faults\u201d, IEEE Transactions on Computers, vol. 42, no. 3, pp. 257\u2013267, March 1993.","journal-title":"IEEE Transactions on Computers"},{"issue":"No.3","key":"14_CR9","doi-asserted-by":"crossref","first-page":"859","DOI":"10.1109\/4.330","volume":"23","author":"I. Koren","year":"1988","unstructured":"Koren I., Koren Z. and Pradhan D. K., \u201cDesigning Interconnection Buses in VLSI and WSI for Maximum Yield and Minimum Delay\u201d, IEEE Journal of Solid-State Circuits, Vol. 23, No. 3, pp. 859\u2013865, June 1988.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"14_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/978-1-4615-6799-8","volume-title":"Defect and Fault Tolerance in VLSI Systems, Vol. 1","author":"I. Koren","year":"1989","unstructured":"Koren I. and Stapper C. H., \u201cYield Models for Defect-Tolerant VLSI Circuits: A review\u201d, Defect and Fault Tolerance in VLSI Systems, Vol. 1, Koren, ed., Plenum, New York, pp. 1\u201321, 1989."},{"key":"14_CR11","unstructured":"Wilton S. J. E. and Jouppi N. P., \u201cAn Enhanced Access and Cycle Time Model for On-Chip Caches\u201d, DEC Western Research Lab, Tech Report 93\/5."},{"issue":"2","key":"14_CR12","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/4.68123","volume":"26","author":"J. M. Mulder","year":"1991","unstructured":"Mulder J. M., Quach N. T. and Flynn M. J., \u201cAn Area Model for On-Chip Memories and its Application\u201d, IEEE J. of Solid-State Circuits, 26, 2, pp. 98\u2013106, Feb. 1991.","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Gallup M. G., et. al., \u201cTestability Features of the 68040\u201d, in Proc. of International Test Conference, Washington DC, USA, 10\u201314 September, 1990, pp. 749\u2013757.","DOI":"10.1109\/TEST.1990.114091"},{"issue":"No.2","key":"14_CR14","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1109\/12.364529","volume":"44","author":"N. R. Saxena","year":"1995","unstructured":"Saxena N. R., et. al., \u201cFault-Tolerant Features in the HaL Memory Management Unit\u201d, IEEE Transactions on Computers, Vol. 44, No. 2, pp. 170\u2013179, February 1995.","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Dependable Computing \u2014 EDCC-2"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61772-8_40.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T16:10:36Z","timestamp":1605629436000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61772-8_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617723","9783540706779"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-61772-8_40","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}